Method and apparatus for limiting the number of asynchronous...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S501000, C713S502000

Reexamination Certificate

active

11054279

ABSTRACT:
One embodiment of the present invention provides a system that limits a maximum repetition rate of an asynchronous circuit. The system operates by receiving a clock signal at a rate-controlling circuit for the asynchronous circuit from a source external to the asynchronous circuit. The system then uses the clock signal to limit the maximum repetition rate of the asynchronous circuit so that only a predetermined number of asynchronous transactions may take place during each cycle of the clock signal.

REFERENCES:
patent: 4131854 (1978-12-01), Schollmeier
patent: 4353128 (1982-10-01), Cummiskey
patent: 6990550 (2006-01-01), Hesse et al.
patent: 2003/0201796 (2003-10-01), Ebergen et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for limiting the number of asynchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for limiting the number of asynchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for limiting the number of asynchronous... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3883353

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.