Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2008-07-01
2008-07-01
Butler, Dennis M (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S601000
Reexamination Certificate
active
07395449
ABSTRACT:
A method and apparatus for limiting a processor clock frequency includes an overclocking prevention circuit. The overclocking prevention circuit includes a frequency limiting circuit having programmable fusible elements. The frequency limiting circuit outputs a signal identifying a maximum processor clock frequency based on the state of each of the fusible elements. A comparator circuit compares a selected processor clock frequency to the maximum processor clock frequency to determine if the selected processor clock frequency is permitted. If the selected processor clock frequency is not permitted, then the processor is not allowed to operate at the selected clock frequency.
REFERENCES:
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4893271 (1990-01-01), Davis et al.
patent: 4908790 (1990-03-01), Little et al.
patent: 5099453 (1992-03-01), Steele
patent: 5261082 (1993-11-01), Ito et al.
patent: 5280605 (1994-01-01), Young et al.
patent: 5471587 (1995-11-01), Fernando
patent: 5600824 (1997-02-01), Williams et al.
patent: 5630107 (1997-05-01), Carmean et al.
patent: 5642388 (1997-06-01), Evoy
patent: 5684434 (1997-11-01), Mann et al.
patent: 5696950 (1997-12-01), Ichinose et al.
patent: 5734274 (1998-03-01), Gavish
patent: 5774703 (1998-06-01), Weiss et al.
patent: 5875388 (1999-02-01), Daughtry et al.
patent: 6081164 (2000-06-01), Shigemori et al.
patent: 6101319 (2000-08-01), Hall
patent: 6161188 (2000-12-01), Gaskins et al.
patent: 6385735 (2002-05-01), Wilson et al.
patent: 6633993 (2003-10-01), Wilson et al.
Des Rosier Peter
Netting Robert F.
Wilson James A.
Blakely , Sokoloff, Taylor & Zafman LLP
Butler Dennis M
Intel Corporation
LandOfFree
Method and apparatus for limiting processor clock frequency does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for limiting processor clock frequency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for limiting processor clock frequency will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2804943