Method and apparatus for limiting ports in a register alias...

Details Method and apparatus for limiting ports in a register alias... Method and apparatus for limiting ports in a register alias...

2007-09-18

2007-09-18

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

Reexamination Certificate

active

10692436

ABSTRACT:
A method and apparatus for a microprocessor with a divided register alias table is disclosed. In one embodiment, a first register alias table may have a full set of read and write ports, and a second register alias table may have a smaller set of read and write ports. The second register alias table may include translations for those logical register addresses that are used less frequently. When the second register alias table is called upon to translate more logical register addresses than it has read ports, in one embodiment a pipeline stall may permit additional time to utilize the limited read ports. In another embodiment, additional build rules for a trace cache may be utilized.

REFERENCES:
patent: 5481683 (1996-01-01), Karim
patent: 5758112 (1998-05-01), Yeager et al.
patent: 6112019 (2000-08-01), Chamdani et al.

Affiliated with

Also associated with

Rating

Method and apparatus for limiting ports in a register alias... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for limiting ports in a register alias..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for limiting ports in a register alias... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3776174