Method and apparatus for laying out cells in a semiconductor...

Details Method and apparatus for laying out cells in a semiconductor... Method and apparatus for laying out cells in a semiconductor...

2007-02-27

2007-02-27

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

11156668

ABSTRACT:
A method for generating layout data for macro cells in a core region of a semiconductor device. The method includes generating wiring margin-added macro cells, calculating the area of a maximum standard cell region by excluding the area of the wiring margin-added macro cells from the area of the core region, calculating the area of an actual standard cell region in which layout of standard cells is enabled in the core region in accordance with a floor plan laying out the wiring margin-added macro cells, calculating a dead space percentage of the floor plan from the area of the maximum standard cell region and the area of the actual standard cell region, and correcting the floor plan by moving at least one wiring margin-added macro cells so that the dead space percentage becomes less than a reference value.

REFERENCES:
patent: 5844811 (1998-12-01), Scepanovic et al.
patent: 5914888 (1999-06-01), Scepanovic et al.
patent: 6671865 (2003-12-01), Ali et al.
patent: 6954919 (2005-10-01), Ozaki et al.
patent: 2003/0135835 (2003-07-01), Komaki
patent: 2003/0163795 (2003-08-01), Morgan et al.
patent: 2004/0006754 (2004-01-01), Sonohara
patent: 2004/0117751 (2004-06-01), Shrowty et al.
patent: 2004-013205 (2004-01-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for laying out cells in a semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for laying out cells in a semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for laying out cells in a semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3843556