Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2005-10-18
2005-10-18
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
C710S006000, C710S052000, C710S305000, C710S310000
Reexamination Certificate
active
06957356
ABSTRACT:
A device is presented including a host controller to generate a transaction schedule. The transaction schedule includes many transactions. The transactions are stored in many data structures. Each of the data structures contain initialized transactions or initialized and non-initialized transactions. The host controller executes the transactions that are initialized and the data structures each contain a pointer to the next initialized transaction.
REFERENCES:
patent: 4527250 (1985-07-01), Galdun et al.
patent: 5367678 (1994-11-01), Lee et al.
patent: 5850508 (1998-12-01), Lee et al.
patent: 5933611 (1999-08-01), Shakkarwar
patent: 6272515 (2001-08-01), Fouquet
patent: 6349354 (2002-02-01), Garney
patent: 6625602 (2003-09-01), Meredith et al.
LandOfFree
Method and apparatus for iTD scheduling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for iTD scheduling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for iTD scheduling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484285