Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2004-11-01
2008-10-14
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
active
07437535
ABSTRACT:
This disclosure relates to communications among processors, coprocessors and memory. Specifically, a method and apparatus provide a single-cycle instruction (“store-and-load”) that stores a command to a co-processor to atomically process data and that loads resultant processed data.
REFERENCES:
patent: 3905023 (1975-09-01), Perpiglia
patent: 5404560 (1995-04-01), Lee et al.
patent: 5469558 (1995-11-01), Lieberman et al.
patent: 5790881 (1998-08-01), Nguyen
patent: 6065103 (2000-05-01), Tran et al.
patent: 6330626 (2001-12-01), Dennin et al.
patent: 6338108 (2002-01-01), Motomura
patent: 6532530 (2003-03-01), Kim et al.
patent: 6640220 (2003-10-01), Firlit et al.
patent: 7079147 (2006-07-01), Wichman et al.
patent: 7089555 (2006-08-01), Calvignac et al.
patent: 2003/0061443 (2003-03-01), Frank et al.
U.S. Appl. No. 10/103,436 entitled “Dynamic Allocation of Packets to Tasks,” Nathan Elnathan et al., filed Mar. 20, 2002.
U.S. Appl. No. 10/103,393 entitled “Reordering of Out-of-Order Packets,” Nathan Elnathan, filed Mar. 20, 2002.
U.S. Appl. No. 10/103,415 entitled “Asymmetric Coherency Protection,” Ilan Pardo, filed Mar. 20, 2002.
U.S. Appl. No. 10/117,394 entitled “Method and Apparatus to Suspend and Resume on Next Instruction for a Microcontroller,” Alexander Joffe, filed Apr. 4, 2002.
U.S. Appl. No. 10/117,781 entitled “Logic for Synchronizing Multiple Tasks at Multiple Locations in an Instruction Stream,” Alexander Joffe et al., filed Apr. 4, 2002.
U.S. Appl. No. 10/117,779 entitled “Memory Co-Processor for a Multi-Tasking System,” Alexander Joffe et al., filed Apr. 4, 2002.
U.S. Appl. No. 10/117,780 entitled “Sequencing Semaphore,” Alexander Joffe et al., filed Apr. 4, 2002.
Joffe Alexander
Khamisy Asad
Applied Micro Circuits Corporation
Coleman Eric
MacPherson Kwok & Chen & Heid LLP
Shenker Michael
LandOfFree
Method and apparatus for issuing a command to store an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for issuing a command to store an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for issuing a command to store an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4007417