Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-12-27
2005-12-27
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
06981105
ABSTRACT:
A data processing system comprising a cache memory, wherein a cache entry containing data is stored in the cache memory. A cache coordinator, wherein the cache coordinator invalidates one or more cache entries in response to a signal. An ID-based invalidation process, wherein a cache entry is associated with an ID that uniquely identifies the cache entry and can optionally be associated with one or more data ids that represent the underlying data contained in the cache entry, and the ID-based invalidation process sends a signal to the cache coordinator to invalidate all cache entries that either have that cache entry ID or have been associated with a data ID when the data that the ID represents changes. A time-limit-based invalidation process, wherein a cache entry can be associated with a time limit, and the time-limit-based invalidation process sends a signal to the cache coordinator to invalidate a cache entry whose time limit has expired. A URI-based invalidation process, wherein all cache entries generated by a template with that URI are invalidated when that template changes. A URI is a Universal Resource Identifier that identifies a template that generates different cache entries. For example, a product display template might have a URI named “productDisplay.jsp” that generate a page for each product. The present invention integrates all of these methods of invalidation into a single system.
REFERENCES:
patent: 5581704 (1996-12-01), Barbara et al.
patent: 6108637 (2000-08-01), Blumenau
patent: 6173368 (2001-01-01), Krueger et al.
Iyengar et al., “Improving Web Server Performance by Caching Dynamic Data”, Proceedings on the USENIX Symposium on Internet Technologies and Systems, 1998.
Challenger et al., “A Scalable and Highly Available System for Serving Dynamic Data at Frequently Accessed Web Sites”, 1998 High Performance Networking and Computing Conference, pp. 1-23.
Challenger et al., “A Scalable System for Consistenly Caching Dynamic Web Data”, Infocom 1999, pp. 1-22.
Bourne Donald A.
Claussen Christopher Shane
Copeland George Prentice
McClain Matthew Dale
Anderson Matthew D.
International Business Machines - Corporation
Kinslow Cathrine K.
Mims Jr. David A.
Yee Duke W.
LandOfFree
Method and apparatus for invalidating data in a cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for invalidating data in a cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for invalidating data in a cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3493869