Method and apparatus for interconnecting wired-AND buses

Details Method and apparatus for interconnecting wired-AND buses Method and apparatus for interconnecting wired-AND buses

2005-01-11

2005-01-11

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S314000

Reexamination Certificate

active

06842806

ABSTRACT:
One or more bus bridges are used to partition a large I2C bus into smaller bus segments. By programming address bitmaps that are internal to each bridge, the various bus segments can be made to appear as one logical bus. In addition, the bus topology can be designed to maximize the ability to isolate faults within a given segment, thereby improving the ability of technicians to diagnose problems in very large I2C implementations. In one embodiment, the invention is a unidirectional bus bridge which is designed so that two such bridges can be used in parallel (facing in opposite directions) to implement a fully bi-directional bus bridge. In another embodiment, I2C slave addresses are replicated in a single logical I2C bus by addressing a tunnel command to a bridge, which command contains an address and causes the bridge to which it is addressed to forward the contained address.

REFERENCES:
patent: 3988714 (1976-10-01), Bardotti
patent: 5090014 (1992-02-01), Polich et al.
patent: 5404532 (1995-04-01), Allen et al.
patent: 5455915 (1995-10-01), Coke
patent: 5469463 (1995-11-01), Polich et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5751975 (1998-05-01), Gillespie et al.
patent: 5761461 (1998-06-01), Neal et al.
patent: 5822583 (1998-10-01), Tabuchi
patent: 5892933 (1999-04-01), Voltz
patent: 6018526 (2000-01-01), Liu et al.
patent: 6026352 (2000-02-01), Burns et al.
patent: 6145009 (2000-11-01), Miyazawa et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6205147 (2001-03-01), Mayo et al.
patent: 6212676 (2001-04-01), Seaman et al.
patent: 6260092 (2001-07-01), Story et al.
patent: 6397268 (2002-05-01), Cepulis
patent: 6542953 (2003-04-01), Porterfield
patent: 6591322 (2003-07-01), Ervin et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6625675 (2003-09-01), Mann
patent: 0 607 733 (1994-07-01), None
patent: WO 9414121 (1994-06-01), None
patent: WO 0934376 (1998-08-01), None
patent: WO 0210933 (2002-02-01), None
Philips, “I2C Bus Repeater, data sheet, PCA9515”, pp. 1-10, Mar. 7, 2001.
Anonymous, “Identical I2C Components Sharing a Unique I2C Address”, Research Disclosure, vol. 41, No. 413, pp. 1244-1245, Sep. 1, 1998.
Deleganes, Ellen, “Using InfiniBand Architecture to Optimize Cache Fusion in Oracle 9 Real Application Clusters (RAC)”, 2001, Intel.

Affiliated with

Also associated with

Rating

Method and apparatus for interconnecting wired-AND buses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for interconnecting wired-AND buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interconnecting wired-AND buses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3420958