Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2006-07-11
2006-07-11
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C711S220000, C709S211000, C710S310000
Reexamination Certificate
active
07076584
ABSTRACT:
A method and apparatus for interconnecting circuit portions (12, 14, 16, 18, 20) within a data processing system (10) using a master/slave interfaces (30–37, 134) which may be configured by way of configuration registers (21–28, 156, 100). External address generation circuitry (140) and internal address generation circuitry (142) may be used to generate externally used addresses and internally used addresses, respectively. A circuit portion (e.g.20) may have a plurality of interfaces (37, 134) which may operate as a slave interface (e.g.134) or as a master interface (e.g.37). A same master/slave interface structure and protocol (e.g.30, 140, 142, 144, 28, 152) may be duplicated and individually configured to be used to communicate among all of the circuit portions (12, 14, 16, 18, 20) within a data processing system (10).
REFERENCES:
patent: 4368514 (1983-01-01), Persaud et al.
patent: 4700292 (1987-10-01), Campanini
patent: 4752870 (1988-06-01), Matsumura
patent: 5109490 (1992-04-01), Arimilli et al.
patent: 5218681 (1993-06-01), Gephardt
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5541853 (1996-07-01), Croft
patent: 5734843 (1998-03-01), Gephardt
patent: 5790801 (1998-08-01), Funato
patent: 6038259 (2000-03-01), Nanya
patent: 6079010 (2000-06-01), D'Arcy
patent: 6112229 (2000-08-01), Hardy et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6247046 (2001-06-01), Yanai et al.
patent: 6425068 (2002-07-01), Vorbach
patent: 2005/0033951 (2005-02-01), Madter et al.
Deur Michael W.
Hayner David
Tietjen Donald Louis
Cerullo Jeremy S.
Chiu Joanna G.
Freescale Semiconductor Inc.
Hill Susan C.
Perveen Rehana
LandOfFree
Method and apparatus for interconnecting portions of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for interconnecting portions of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interconnecting portions of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3605215