Semiconductor device manufacturing: process – Making device or circuit emissive of nonelectrical signal – Making emissive array
Reexamination Certificate
2005-08-09
2009-10-27
Monbleau, Davienne (Department: 2893)
Semiconductor device manufacturing: process
Making device or circuit emissive of nonelectrical signal
Making emissive array
C438S033000, C438S046000, C438S483000, C438S458000, C257SE33001
Reexamination Certificate
active
07608471
ABSTRACT:
Method and apparatus for fabricating semiconductor devices, for example, III-V semiconductor devices, having a desired substrate, for example, a silicon substrate. A method for fabricating semiconductor devices includes providing a semiconductor wafer that includes a plurality of semiconductor structures attached to a native substrate formed of a first substrate material, and a host substrate formed of a second substrate material. At least one subset of semiconductor structures of the plurality of semiconductor structures is transferred from the semiconductor wafer to the host substrate to provide a semiconductor device having a substrate formed of the second substrate material.
REFERENCES:
patent: 5578162 (1996-11-01), D'Asaro et al.
patent: 6448102 (2002-09-01), Kneissl et al.
patent: 6562648 (2003-05-01), Wong et al.
patent: 6746889 (2004-06-01), Eliashevich et al.
patent: 6757314 (2004-06-01), Kneissl et al.
patent: 6790695 (2004-09-01), Ogihara et al.
patent: 6974758 (2005-12-01), Kelly et al.
patent: 2002/0096994 (2002-07-01), Iwafuchi et al.
patent: 2005/0042845 (2005-02-01), Urbanek
patent: 2005/0066883 (2005-03-01), Dubrow et al.
patent: 2005/0150936 (2005-07-01), Mackay
patent: 2006/0211159 (2006-09-01), Bruederl et al.
patent: WO 2005/004231 (2005-01-01), None
patent: WO 2005/024908 (2005-03-01), None
Miskys et al., “Freestanding GaN-substrates and devices”, phys. Stat. Sol.(c)0, No. 6, (2003) DOI10.1002/pssc.200303140, Jun. 27, 2003, pp. 1627-1650.
Chen et al., “Blue light-emitting diode fabrication of an InGaN/GaN epilayer bonded on a Si substrate by laser liftoff”, CLEO Technical Digest, 2001 (2 pages).
Avago Technologies General IP ( Singapore) Pte. Ltd.
Monbleau Davienne
Reames Matthew
LandOfFree
Method and apparatus for integrating III-V semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for integrating III-V semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for integrating III-V semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4065202