Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-21
2007-08-21
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S016000, C707S793000
Reexamination Certificate
active
11018513
ABSTRACT:
One embodiment of the invention provides a system that facilitates integrating a simulation log into a verification environment. The system operates by first creating the simulation log during a simulation of a register transfer language description of an integrated circuit design. Next, for each entry in the simulation log, the system places a corresponding entry in a “log entry table.” When a user selects an entry from the simulation log, the system determines a file offset for the entry within the simulation log. Next, the system locates the corresponding entry in the log entry table. The system then uses the log entry table to locate entries within simulator state files, which describe which portion of the integrated circuit is being simulated. This enables the system to display the corresponding entries from the simulator state files to a user.
REFERENCES:
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5325309 (1994-06-01), Halaviati et al.
patent: 5517432 (1996-05-01), Chandra et al.
patent: 5539680 (1996-07-01), Palnitkar et al.
patent: 5838949 (1998-11-01), Hassoun
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 6408265 (2002-06-01), Schultz et al.
patent: 6434517 (2002-08-01), Le
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6687662 (2004-02-01), McNamara et al.
patent: 6754763 (2004-06-01), Lin
patent: 6810442 (2004-10-01), Lin et al.
patent: 7099812 (2006-08-01), Boehm
patent: 7124376 (2006-10-01), Zaidi et al.
patent: 7181473 (2007-02-01), Lacouture et al.
patent: 2002/0018066 (2002-02-01), Vizer
patent: 2002/0038401 (2002-03-01), Zaidi et al.
patent: 2003/0093252 (2003-05-01), Frankel et al.
patent: 2003/0122584 (2003-07-01), Boehm
patent: 2003/0125917 (2003-07-01), Rich et al.
patent: 2003/0144828 (2003-07-01), Lin
patent: 2004/0117167 (2004-06-01), Neifert et al.
patent: 2005/0144580 (2005-06-01), Berkram et al.
patent: 2006/0122817 (2006-06-01), Baumgartner et al.
patent: 2006/0161354 (2006-07-01), Mandema et al.
patent: 2001142385 (2001-05-01), None
Fox et al., “Compressing Address Trace Data for Cache Simulations”, Proceedings of Data Compression Conference, Mar. 25-27, 1997, p. 439.
Kuchlous Alok
Maturana Guillermo
Kik Phallaka
Park Vaughan & Fleming LLP
Synopsys Inc.
LandOfFree
Method and apparatus for integrating a simulation log into a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for integrating a simulation log into a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for integrating a simulation log into a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880278