Method and apparatus for integrated circuit design with...

Details Method and apparatus for integrated circuit design with... Method and apparatus for integrated circuit design with...

2006-05-23

2006-05-23

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07051308

ABSTRACT:
Methods are apparatuses are disclosed for library cells for designing an integrated circuit. Various embodiments cover one or more of virtual buses; virtual tap cells; placement primarily for electrical coupling to a well or substrate; placement at a granularity level of electrical coupling to a well or substrate; metal substantially octagonal via structures; free placement according to a minimum drawing resolution of significant features, cell boundary vertices, and routing wires; and cells permitting overlap.

REFERENCES:
patent: 5220490 (1993-06-01), Weigler et al.
patent: 6308307 (2001-10-01), Cano et al.
patent: 6308309 (2001-10-01), Gan et al.
patent: 6421819 (2002-07-01), Masukawa
patent: 6430734 (2002-08-01), Zahar
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6539530 (2003-03-01), Torii
patent: 6725439 (2004-04-01), Homsinger et al.
patent: 43 27 290 (1994-05-01), None
patent: 1 065 721 (2001-01-01), None
patent: 60-034036 (1985-02-01), None
patent: WO 99/28973 (1999-06-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for integrated circuit design with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for integrated circuit design with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for integrated circuit design with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3540928