Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
1999-10-07
2002-04-16
Shin, Christopher B. (Department: 2782)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S107000, C710S120000, C710S036000, C710S058000
Reexamination Certificate
active
06374317
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to the field of computer systems. More particularly, the invention pertains to the field of detecting devices coupled to a hub interface in a computer system.
BACKGROUND OF THE INVENTION
Prior computer systems typically rely on standardized busses, such as the Peripheral Component Interconnect (PCI) bus adhering to a Specification Revision 2.1 bus developed by the PCI Special Interest Group of Portland Oregon, to allow computer system chipset components to communicate one with another. For example, a transaction originating at a processor and intended for a disk drive might first be delivered to a first chipset component that serves as an intermediary between the processor bus and a PCI bus. The first chipset component would then deliver the transaction over the PCI bus to a second system chipset component which would then deliver the transaction to the disk drive.
Busses such as the PCI bus also provide for communication with other computer system devices such as graphics controllers and network adapters. Because busses such as the PCI bus must interface with a variety of component types, each with varying requirements, the busses are not necessarily optimized for allowing communication between chipset components. Further, chipset manufacturers who rely on standardized busses such as the PCI bus must adhere to bus standards in order to ensure compatibility with other components, and are not at liberty to make substantial changes in how the chipset components communicate with each other.
Another issue that faces chipset component manufacturers in designing and manufacturing chipset components is the need to conform to standardized supply and signaling voltages when relying on busses such as PCI for communication between chipset components, thereby locking the manufacturers into certain design practices and manufacturing technologies. Therefore, it would be desirable to provide a flexible point to point interface that provides optimal communication between chipset components. In addition, it would be desirable to have a mechanism for initializing such an interface wherein the presence of a device coupled to the chipset via the interface is ascertained. Further, it would be advantageous to assign device identification numbers if a device is detected so that a processor may poll and read the devices.
SUMMARY OF THE INVENTION
According to one embodiment, a system is disclosed that includes a central processing unit (CPU) and a memory controller hub (MCH) coupled to the CPU. The MCH includes a first interface controller that is operable to detect the presence of a hub agent coupled to the MCH.
REFERENCES:
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5198025 (1993-03-01), Dausch
patent: 5469435 (1995-11-01), Krein et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5590292 (1996-12-01), Wooten et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5675813 (1997-10-01), Holmdahl
patent: 5687388 (1997-11-01), Wooten et al.
patent: 5721856 (1998-02-01), Takeuchi
patent: 5761444 (1998-06-01), Ajanovic et al.
patent: 5832243 (1998-11-01), Seeman
patent: 5835739 (1998-11-01), Bell et al.
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5881255 (1999-03-01), Kondo et al.
patent: 5889968 (1999-03-01), Bennett et al.
patent: 5909594 (1999-06-01), Ross et al.
patent: 5911052 (1999-06-01), Singhal et al.
patent: 5918025 (1999-06-01), Hayek et al.
patent: 5930485 (1999-07-01), Kelly
patent: 5933612 (1999-08-01), Kelly et al.
patent: 5944805 (1999-08-01), Ricks et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 5991824 (1999-11-01), Strand et al.
patent: 5996036 (1999-11-01), Kelly
patent: 6012118 (2000-01-01), Jayakumar et al.
patent: 6021456 (2000-02-01), Herdeg et al.
patent: 6185641 (2001-02-01), Dunnihoo
Universal Serial Bus Specification, Compaq Intel Microsoft NEC, Revision 1.1, Sep. 23, 1998.*
PCT Search Report, PCT/US00/26584, 4 pages.
Ajanovic Jasmin
Garcia Serafin
Harriman David J.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Shin Christopher B.
LandOfFree
Method and apparatus for initializing a computer interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for initializing a computer interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for initializing a computer interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2927174