Method and apparatus for improving transactional memory...

Details Method and apparatus for improving transactional memory... Method and apparatus for improving transactional memory...

2008-01-15

2011-10-18

Patel, Hetul (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711SE12041

Reexamination Certificate

active

08041900

ABSTRACT:
Embodiments of the present invention provide a system that executes transactions on a processor that supports transactional memory. The system starts by executing the transaction on the processor. During execution of the transactions, the system places stores in a store buffer. In addition, the system sets a stores_encountered indicator when a first store is placed in the store buffer during the transaction. Upon completing the transaction, the system determines if the stores_encountered indicator is set. If so, the system signals a cache to commit the stores placed in the store buffer during the transaction to the cache and then resumes execution of program code following the transaction when the stores have been committed. Otherwise, the system resumes execution of program code following the transaction without signaling the cache.

Affiliated with

Also associated with

Rating

Method and apparatus for improving transactional memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improving transactional memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving transactional memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4267578