Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2005-06-21
2005-06-21
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C714S724000, C324S765010
Reexamination Certificate
active
06910146
ABSTRACT:
Under the control of a processor executing a program, the timing margin of an electronic system can be improved by a series of operations that set the relative phase of receive and distributed clock signals from a number of given values, a relative phase of transmit and distributed clock signals from a number of given values, instruct an integrated circuit (IC) die to drive a sequence of outgoing data symbols and receive a sequence of incoming data symbols at those relative phase settings, and compares the outgoing symbols to the incoming symbols. A result of the comparison is recorded. The operations are repeated for other combinations of the discrete transmit and receive phase values. The relative phases are then set to a pair of values taken from the discrete transmit and receive phase values, which are closest to yielding a balanced timing margin as determined from the results of the comparisons.
REFERENCES:
patent: 4162536 (1979-07-01), Morley
patent: 4648064 (1987-03-01), Morley
patent: 4694472 (1987-09-01), Torok et al.
patent: 5058132 (1991-10-01), Li
patent: 5357195 (1994-10-01), Gasbarro et al.
patent: 5857095 (1999-01-01), Jeddeloh et al.
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6049846 (2000-04-01), Farmwald et al.
patent: 6115318 (2000-09-01), Keeth
patent: 6324485 (2001-11-01), Ellis
Direct DRAM ™ 64/75-MBIT (256KX16/18X16D), Preliminary Information, Document DL0035 Version 1.0, Frederick A. Ware, RAMBUS Inc., MAy 1999, pp. 1-62.
Lee Thomas
Suryawanshi Suresh
LandOfFree
Method and apparatus for improving timing margin in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving timing margin in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving timing margin in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3517730