Patent
1996-03-21
2000-01-11
Teska, Kevin J.
39550015, G06F 1750
Patent
active
060145064
ABSTRACT:
A method for laying out an integrated circuit design based upon a netlist provided by a behavioral synthesis tool includes the steps of: (A) placing cells specified by the netlist in a layout area in a placement step, the cells including pins that are interconnected by nets; (B) verifying timing constraints in a timing verification step of the placed cells in the layout area; and (C) if the timing verification step indicates that timing does not verify in that the timing constraints are not met: (a) modifying the netlist pursuant to an engineering change order (ECO); and (b) making an ECO placement of at least one cell into the layout area by (i) picking an unplaced cell from a set of unplaced cells to be a picked cell; (ii) determining a target window within said layout area for the placement of said picked cell; (iii) mapping said picked cell inside said target window; (iv) removing said picked cell from said set of unplaced cells; (v) optimizing the placement of said picked cell by analyzing said picked cell within said target window with respect to other cells, and modifying said placement of said picked cell if it improves timing; and (vi) repeating steps (i)-(v) until said set of unplaced cells is empty. A layout tool implements the method on a computer system to form a portion of an integrated circuit fabrication system.
REFERENCES:
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5550748 (1996-08-01), Xiong
patent: 5557533 (1996-09-01), Koford et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5754826 (1998-05-01), Gamal et al.
Yan et al. "Orientation Assignment of Standard Cells Using a Fuzzy Mathematical Transformation." IEEE, pp. 1014-1019, Aug. 1994.
Baker et al. "Optimisation Efficiency in Behavioral Synthesis," IEEE, pp. 399-406, Oct. 1994.
Sechen et al. "An Improved Simulated Annealing Algorithm for Row-Based Placement," IEEE, pp. 478-481, Nov. 1987.
Ginetti et al, "Modifying The Netlist After Placement For Performance Improvement," IEEE, pp. 9.2.1-9.2.4., 1993.
Doll, Konrad et al., "Iterative Placement Improvement by Network Flow Methods," IEEE, Oct. 1994, vol. 13, No. 10, pp. 1189-1200.
Hossain, Moazzem et al., "A New Faster Algorithm for Iterative Placement Improvement," Compass Design Automation, Mar. 22, 1996, pp. 1-13.
1.132 Affidavit and Software Release Notes, Physical Design Tools V8R4.6.5 Beta, Nov. 14, 1994, Compass Design Automation, San Jose, CA.
Ashtaputre Sunil
Hossain Moazzem
Thumma Bala
Siek Vuthe
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Method and apparatus for improving engineering change order plac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving engineering change order plac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving engineering change order plac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468469