Method and apparatus for improved security in a data processor

Details Method and apparatus for improved security in a data processor Method and apparatus for improved security in a data processor

2002-03-27

2009-08-04

LaForgia, Christian (Department: 2439)

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Security kernel or utility

C712S228000

Reexamination Certificate

active

07571318

ABSTRACT:
A method and apparatus for controlling access to segments of memory having security data stored therein is provided. A security check unit maintains information for a plurality of segments of memory regarding whether each of these plurality of segments has secure data stored therein. A hint directory maintains information regarding whether any of a plurality of these segments has secure data stored therein. The hint directory is capable of bypassing the security check unit when it receives an address that falls within a plurality of the segments that have been indicated as being free from secure data. When the hint directory determines that a received address falls within one of a plurality of segments that contain secure data, then the address is passed to the security check unit for a closer examination.

REFERENCES:
patent: 5848435 (1998-12-01), Brant et al.
patent: 6003117 (1999-12-01), Buer et al.
patent: 6154818 (2000-11-01), Christie
patent: 6516395 (2003-02-01), Christie
patent: 6745307 (2004-06-01), McKee
patent: 6748592 (2004-06-01), Porter
patent: 7073059 (2006-07-01), Worely et al.
patent: 7216345 (2007-05-01), Porter
International Search Report PCT/US02/41663, date mailed Jul. 17, 2003.
Intel: “Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor with Integrated Memory Management” Intel Manual, Dec. 1995, pp. 34-61, XP002243542.
Intel: “Intel Architecture Software Developer's Manual” Intel Manual 1997, vol. 1: Basic Architecture, Chapters 3, 4 and 9 Revision 0001, XP002243543.
Takahiro Shinagawa et al. “Exploiting Segmentation Mechanism for Protecting against Malicious Mobile Code” Technical Report 00-02, Department of Information Science, Faculty of Science, University of Tokyo, Japan, May 17, 2000, XP002242937 www.is.i.u-tokyo.ac.jp/tech-reports/FILES.html.

Affiliated with

Also associated with

Rating

Method and apparatus for improved security in a data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improved security in a data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improved security in a data processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4111248