Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2011-06-14
2011-06-14
Nguyen, Tuan T (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S191000, C365S233100, C365S194000
Reexamination Certificate
active
07961533
ABSTRACT:
Methods and apparatus for aligning a clock signal and a set of strobe signals are disclosed. In one embodiment, a memory controller includes a clock generator configured to generate the clock signal, and a respective strobe signal generator configured to generate each strobe signal. The memory controller further includes a phase recovery engine configured to receive an error signal from a corresponding memory device, wherein the error signal conveys an error indication indicative of an alignment of the strobe signal relative to the clock signal for each of a plurality of cycles of the strobe signal. The phase recovery engine includes an accumulator configured to maintain an accumulation value that depends upon the error indications for the plurality of cycles of the strobe signal. The strobe signal generator is configured to control a delay associated with generation of the strobe signal depending upon the accumulation value.
REFERENCES:
patent: 5373255 (1994-12-01), Bray
patent: 5440515 (1995-08-01), Chang
patent: 5857095 (1999-01-01), Jeddeloh et al.
patent: 6691214 (2004-02-01), Li
patent: 6873564 (2005-03-01), Roohparvar
patent: 6930932 (2005-08-01), Rentschler
patent: 7038971 (2006-05-01), Chung
patent: 7117381 (2006-10-01), Kim
patent: 7184323 (2007-02-01), Fujisawa
patent: 7304910 (2007-12-01), Hanzawa
patent: 7321525 (2008-01-01), Matsui
patent: 7457174 (2008-11-01), Braun
patent: 7487378 (2009-02-01), Morein
patent: 7518946 (2009-04-01), Iwasaki
patent: 2002/0147896 (2002-10-01), Rentschler
patent: 2003/0021164 (2003-01-01), Yoo et al.
patent: 2004/0143775 (2004-07-01), Li et al.
patent: 2005/0197082 (2005-09-01), Agostinelli
patent: 2005/0204245 (2005-09-01), Lee
patent: 2005/0243608 (2005-11-01), Lee
patent: 2006/0114742 (2006-06-01), Salmon et al.
patent: 2006/0133158 (2006-06-01), Shin
patent: 2006/0262613 (2006-11-01), Braun
patent: 2007/0036020 (2007-02-01), Lee
patent: 2007/0217559 (2007-09-01), Stott et al.
patent: 2009/0086562 (2009-04-01), Richards
patent: 2009/0244995 (2009-10-01), Searles
patent: 2009/0244996 (2009-10-01), Searles
patent: 2009/0245010 (2009-10-01), Searles
patent: 2008/063199 (2008-05-01), None
International Search Report in application No. PCT/US2009/003220 mailed Sep. 15, 2009.
“Double Data Rate (DDR) SDRAM Specification,” JESD79, Release 2, JEDEC Solid State Technology Association, JEDEC Standard, Electronics Industries Alliance, May 2002.
Notice of Allowance in U.S. Appl. No. 12/059,653 mailed Aug. 10, 2010.
Notice of Allowance in U.S. Appl. No. 12/059,653 mailed Apr. 29, 2010.
Office Action in U.S. Appl. No. 12/059,613 mailed Jul. 27, 2010.
Notice of Allowance in U.S. Appl. No. 12/059,641 issued Nov. 22, 2010.
Notice of Allowance in U.S. Appl. No. 12/059,593 issued Nov. 30, 2010.
Advanced Micro Devices , Inc.
Heter Erik A.
Le Toan
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Nguyen Tuan T
LandOfFree
Method and apparatus for implementing write levelization in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing write levelization in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing write levelization in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2635983