Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-07-02
1999-05-11
Maung, Zarni
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711567, G06F13/00
Patent
active
059037490
ABSTRACT:
A method and apparatus for implementing check instructions that allow for the reuse of memory conflict information if no memory conflict occurs. According to one aspect of the invention, a machine-readable medium having stored thereon data representing sequences of instructions is described. When executed by a computer system, the sequences of instructions cause the computer system to perform a series of steps. One of these steps involves preloading one of a set of registers data retrieved from a memory starting at a first address. Another of these steps involves storing memory conflict information representing the first address. This memory conflict information is later used for determining if a memory conflict has occurred. Another of these steps involves storing data at a second address in the memory. Yet another of these steps involves determining if a memory conflict has occurred between the first address and the second address using the previously stored memory conflict information. If a memory conflict occurred between the first and second addresses, then one of the registers is reloaded with the data located at the first address. However, if a memory conflict did not occur between the first and second addresses, then the memory conflict information is left for use during subsequent memory conflict checks. According to one embodiment of the invention, the data is reloaded into a register by causing the computer system to branch to recovery code. According to another embodiment of the invention, the data is reloaded into a register without performing any branch instructions.
REFERENCES:
patent: 4488256 (1984-12-01), Zolnowsky et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5317744 (1994-05-01), Harwell et al.
patent: 5339442 (1994-08-01), Lippincott
patent: 5420990 (1995-05-01), McKeen et al.
patent: 5502728 (1996-03-01), Smith, III
patent: 5504900 (1996-04-01), Raz
patent: 5515523 (1996-05-01), Kalkunte et al.
patent: 5596740 (1997-01-01), Quattromani et al.
patent: 5606670 (1997-02-01), Abramson et al.
patent: 5659711 (1997-08-01), Sugita
patent: 5694577 (1997-12-01), Kiyohara et al.
Run-time disambiguation: Coping with statically unpredictable dependencies y Nicolau, IEEE publication, pp. 663-678, 1989.
Comparison of Full and Partial Predicated Execution Support for ILP Processors, by Scott Mahlke, et al. 1995. pp. 138-149.
An Integrated Memory Management Scheme For Dynamic Alias Resolytion, by Tzi-cker Chiueh, 1991. pp. 682-691.
Three Architectural Models for Compiler-Controlled Speculative Execution, by Pohua P. Chang, et al. Apr., 1995. pp. 481-494.
The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors, by Pohua P. Chang, et al. Mar., 1995. pp. 353-370.
Speculative Execution Exception Recovery Using Write-back Suppression, by Roger A. Bringmann, 1994. pp. 214-223.
Superblock Formation Using Static Program Analysis, by Richard E. Hank, et al. 1993. pp. 247-255.
Dynamic Memory Disambiguation Using the Memory Conflict Buffer, by David M. Gallagher, et al. 1994. pp. 183-193.
Data Preload for Superscaler and VLIW Processors, by William Yu-Wei Chen, Jr. 1993. pp. iii-118.
Chen William
Karp Alan
Kenner H. Roland
Institute for the Development of Emerging Architecture L.L.C.
Maung Zarni
LandOfFree
Method and apparatus for implementing check instructions that al does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing check instructions that al, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing check instructions that al will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-253808