Method and apparatus for implementing balanced clock...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S038000, C326S040000

Reexamination Certificate

active

07551002

ABSTRACT:
A method and apparatus implement balanced clock distribution networks on application specific integrated circuits (ASICs) with voltage islands functioning at multiple operating points of voltage and temperature, and a design structure on which the subject circuit resides is provided. A clock source is coupled to an N-level balanced clock tree providing a clock signal. Each of a plurality of voltage islands includes a respective voltage shifter and programmable delay function receiving the clock signal. Each respective voltage shifter and programmable delay function provides a second clock signal to a respective balanced clock tree for the associated voltage island. A system controller provides a respective control input to each respective voltage shifter and programmable delay function. The respective control input is varied dynamically corresponding to an operational mode of the respective voltage island.

REFERENCES:
patent: 6081145 (2000-06-01), Bandai et al.
patent: 6429715 (2002-08-01), Bapat et al.
patent: 6856171 (2005-02-01), Zhang
patent: 6879202 (2005-04-01), Nguyen
patent: 2003/0197529 (2003-10-01), Campbell
patent: 2008/0303552 (2008-12-01), Chueh et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for implementing balanced clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for implementing balanced clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing balanced clock... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4095004

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.