Method and apparatus for implementing an internal tri-state bus

Details Method and apparatus for implementing an internal tri-state bus Method and apparatus for implementing an internal tri-state bus

1995-12-15

1998-06-30

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 56, H03K 19177

Patent

active

057739943

ABSTRACT:
An internal tri-state bus is provided in a field programmable gate array (FPGA). The FPGA is comprised of an input/output interface which receives input data and generates output data. User-configurable logic cells are included within the FPGA and are coupled to the input/output interface through interconnect elements. The interconnect elements provide a number of conductive elements which supply input signals to the logic cells and receive output signals generated by the logic cells. At least one of the logic cells contains at least one output and multiple logic elements which typically include AND gates, multiplexers and registers. The logic elements receive input signals from the interconnect elements, perform digital functions on the input signals and generate output signals to the interconnect elements. At least one logic cell in the FPGA contains a tri-state buffer which is coupled to at least one output of the logic cell. In response to an enable signal provided to the tri-state buffer, the tri-state buffer selectively provides one of the output signals to the interconnect elements. The enable signal may be any input signal supplied to a logic cell. Additionally, the enable signal may enable a tri-state buffer to provide an output signal to an interconnect element when the enable signal comprises either a high logic level or a low logic level. In an alternative embodiment an enable signal may be generated by a logic element within the logic cell.

REFERENCES:
patent: 4758746 (1988-07-01), Birkner
patent: 4789951 (1988-12-01), Birkner
patent: 4855954 (1989-08-01), Turner et al.
patent: 4879481 (1989-11-01), Pathak
patent: 4933577 (1990-06-01), Wong
patent: 5075575 (1991-12-01), Shizukuishi
patent: 5122685 (1992-06-01), Chan et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5399922 (1995-03-01), Kiani et al.
patent: 5457410 (1995-10-01), Ting
patent: 5497108 (1996-03-01), Menon et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5677638 (1997-10-01), Young et al.
Cypress Semiconductor, Corp. Programmable Logic Data Book 1996, "Introduction to Cypress PLDs"; pp. 2-1 to 2-5; Nov., 1995.
Cypress Semiconductor, Corp. Programmable Logic Data Book 1996, "PALCE22V10: Flash Erasable, Reprogrammable CMOS PAL.RTM. Device"; pp. 2-46 to 2-48; Nov., 1995.
Cypress Semiconductor, Corp. Programmable Logic Data Book 1996, "Ultra38000.TM. Family: Ultra Logic.TM. Very High Speed CMOS FPGAs"; pp. 4-1 to 4-4; Nov. 1995.
Cypress Semiconductor, Corp. Programmable Logic Data Book 1996, "pASIC380 Family: Ultra Logic.TM. Very High Speed CMOS FPGAs"; pp. 4-28 to 4-34; Nov. 1995.
"Ultra 38000 Family", Cypress Semiconductor Corp. Data Sheet, pp. 1-4 (Oct. 1995) Document #38-00492.
"Ultra 38003", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995) Document #38-00479.
"Ultra 38005", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995) Document #38-00481.
"Ultra 38007", Cypress Semiconductor Corp. Data Sheet, pp. 1-12 (Oct. 1995) Document #38-00429.
"Ultra 38009", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995).
"Ultra 380012", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995) Document #38-00490.
"Ultra 38016", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995) Document #38-00488.
"Ultra 38020", Cypress Semiconductor Corp. Data Sheet, p. 1 (Oct. 1995) Document #38-00486.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "pASIC380 Family" pp. 4:1-7 (Oct. 1995) Document #38-00210-B.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C381A,CY7C382A" pp. 4:8-16 (Oct. 1995) Document #38-00253.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C3381A,CY7C3382A" pp. 4:17-24 (Oct. 1995) Document #38-00252.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C383A,CY7C384A" pp. 4:25-33 (Oct. 1995) Document #38-00361.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C385A,CY7C386A", pp. 4:34-44 (Oct. 1995) Document #38-00209-C.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C387A,CY7C388A", pp. 4:45-55 (Oct. 1995) Document #38-00373.
Cypress Semiconductor Corp. Ultra Logic Programmable Logic Data Book, "CY7C389A", pp. 4:56 (Oct. 1995).
Xilinx, Inc. Preliminary Product Description, "XC5200 Logic Cell Array Family", pp. 1-30 Ver. 3.0 (Oct. 1995).

Affiliated with

Also associated with

Rating

Method and apparatus for implementing an internal tri-state bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for implementing an internal tri-state bus , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing an internal tri-state bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863853