Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1996-05-15
1999-10-12
Maung, Zarni
Electrical computers and digital processing systems: processing
Processing control
Branching
712237, 712239, 712230, 712243, G06F 942
Patent
active
059648686
ABSTRACT:
A return stack buffer mechanism that uses two separate return stack buffers is disclosed. The first return stack buffer is the Speculative Return Stack Buffer. The Speculative Return Stack Buffer is updated using speculatively fetched instructions. Thus, the Speculative Return Stack Buffer may become corrupted when incorrect instructions are fetched. The second return stack buffer is the Actual Return Stack Buffer. The Actual Return Stack Buffer is updated using information from fully executed branch instructions. When a branch misprediction causes a pipeline flush, the contents of the Actual Return Stack Buffer is copied into the Speculative Return Stack Buffer to correct any corrupted information.
REFERENCES:
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5623614 (1997-04-01), Van Dyke et al.
Gochman Simcha
Jubran Farah
Kacevas Nicolas
Intel Corporation
Maung Zarni
Najjar Saleh
LandOfFree
Method and apparatus for implementing a speculative return stack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing a speculative return stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a speculative return stack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-647997