Boots – shoes – and leggings
Patent
1994-09-30
1996-06-11
Kim, Matthew M.
Boots, shoes, and leggings
395453, 395470, 395482, 395877, 364DIG1, 36424341, 3642396, G06F 1208
Patent
active
055265103
ABSTRACT:
The data cache unit includes a separate fill buffer and a separate write-back buffer. The fill buffer stores one or more cache lines for transference into data cache banks of the data cache unit. The write-back buffer stores a single cache line evicted from the data cache banks prior to write-back to main memory. Circuitry is provided for transferring a cache line from the fill buffer into the data cache banks while simultaneously transferring a victim cache line from the data cache banks into the write-back buffer. Such allows the overall replace operation to be performed in only a single clock cycle. In a particular implementation, the data cache unit is employed within a microprocessor capable of speculative and out-of-order processing of memory instructions. Moreover, the microprocessor is incorporated within a multiprocessor computer system wherein each microprocessor is capable of snooping the cache lines of data cache units of each other microprocessor. The data cache unit is also a non-blocking cache.
REFERENCES:
patent: 4905188 (1990-02-01), Chuang
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5197144 (1993-03-01), Edenfield et al.
patent: 5283890 (1994-02-01), Petolino, Jr. et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5371870 (1994-12-01), Goodwin et al.
patent: 5388224 (1995-02-01), Maskas
Kunio Ochiyama, RISC pipeline draws on cache memory, Electronics Engineering Times, Jan. 24, 1994, p. 42.
Matt Gutierrez, Multiprocessors cache in, Electronic Engineering Times, Nov. 18, 1991, p. 80.
"The Metaflow Architecture", pp. 10-13 and 63-73, by Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, and David Isaman, IEEE Micro, 1991.
Akkary Haitham
Glew Andrew F.
Hinton Glenn J.
Joshi Mandar S.
Lince Brent E.
Intel Corporation
Kim Matthew M.
LandOfFree
Method and apparatus for implementing a single clock cycle line does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing a single clock cycle line , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a single clock cycle line will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-361850