Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-04
2009-02-24
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07496869
ABSTRACT:
Method and apparatus for implementing a program language description of a circuit design for an integrated circuit is described. In one example, a program is specified using a concurrent programming language. The program includes programming constructs that define a plurality of processes and a plurality of communication channels. A hierarchy of elements that classify the programming constructs of the program are generated to produce a transformed representation. A hardware description language (HDL) representation of the circuit design is generated from the transformed representation by translating the hierarchy of elements to a hierarchy of HDL constructs that implements the plurality of processes and the plurality of communication channels in hardware.
REFERENCES:
patent: 4758953 (1988-07-01), Morita et al.
patent: 5095441 (1992-03-01), Hopper et al.
patent: 5247651 (1993-09-01), Clarisse
patent: 5249133 (1993-09-01), Batra
patent: 5452239 (1995-09-01), Dai et al.
patent: 5553272 (1996-09-01), Ranganathan et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5896301 (1999-04-01), Barrientos
patent: 5898595 (1999-04-01), Bair et al.
patent: 5910899 (1999-06-01), Barrientos
patent: 6011911 (2000-01-01), Ho et al.
patent: 6023567 (2000-02-01), Osler et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6131080 (2000-10-01), Raimi et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6154719 (2000-11-01), Saitoh et al.
patent: 6230299 (2001-05-01), McSherry et al.
patent: 6272671 (2001-08-01), Fakhry
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6530071 (2003-03-01), Guccione et al.
patent: 6530072 (2003-03-01), Hagerman et al.
patent: 6546532 (2003-04-01), Kerzman et al.
patent: 6557156 (2003-04-01), Guccione
patent: 6622291 (2003-09-01), Ginetti
patent: 6678646 (2004-01-01), McConnell et al.
patent: 6691301 (2004-02-01), Bowen
patent: 6725441 (2004-04-01), Keller et al.
patent: 6756922 (2004-06-01), Ossia
patent: 6829753 (2004-12-01), Lee et al.
patent: 6865726 (2005-03-01), Igusa et al.
patent: 6868017 (2005-03-01), Ikeda
patent: 6868532 (2005-03-01), Nadeau-Dostie et al.
patent: 6922665 (2005-07-01), Guccione et al.
patent: 6988238 (2006-01-01), Kovacevic et al.
patent: 6993733 (2006-01-01), Murphy
patent: 7003751 (2006-02-01), Stroomer et al.
patent: 7006960 (2006-02-01), Schaumont et al.
patent: 7024654 (2006-04-01), Bersch et al.
patent: 7062418 (2006-06-01), Lee et al.
patent: 7073152 (2006-07-01), Keller et al.
patent: 7139955 (2006-11-01), Rohrbaugh et al.
patent: 7143367 (2006-11-01), Eng
patent: 7146300 (2006-12-01), Zammit et al.
patent: 7146583 (2006-12-01), Sun et al.
patent: 7194705 (2007-03-01), Deepak et al.
patent: 7194714 (2007-03-01), Kartschoke et al.
patent: 7203632 (2007-04-01), Milne et al.
patent: 7216321 (2007-05-01), Murphy et al.
patent: 7315991 (2008-01-01), Bennett
patent: 2001/0007139 (2001-07-01), Murray
patent: 2002/0049958 (2002-04-01), Shimazawa
patent: 2002/0059054 (2002-05-01), Bade et al.
patent: 2003/0084416 (2003-05-01), Dai et al.
patent: 2003/0216901 (2003-11-01), Schaumont et al.
patent: 2004/0015613 (2004-01-01), Ikeda
patent: 2004/0141354 (2004-07-01), Carnahan
patent: 2005/0063481 (2005-03-01), Fechtel et al.
patent: 2005/0188339 (2005-08-01), Anderson
patent: 2005/0210383 (2005-09-01), Cucerzan et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2005/0268269 (2005-12-01), Colley
patent: 2006/0059134 (2006-03-01), Palmon et al.
patent: 2006/0090146 (2006-04-01), LeBritton et al.
patent: 2006/0136193 (2006-06-01), Lux-Pogodalia et al.
patent: 2006/0200788 (2006-09-01), Nation et al.
patent: 2008/0077377 (2008-03-01), Roesner et al.
Hsu, Chia-Jui et al., “DIF: An Interchange Format For Dataflow-based Design Tools”, International Workshop on Systems, Architectures, Modeling and Simulation, Jul. 2004, pp. 1-10, available from Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, 20742.
Lee, Edward A. et al., “Dataflow Process Networks”, May 1995, pp. 773-799, IEEE, vol. 83, No. 5, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Eker, Johan et al., “Cal Language Report”, Specification of the CAL actor language, ERL Technical Memo UCB/ERL M03/48, Dec. 1, 2003, pp. 1-128, version 1.0, Ed. 1, available from University of California at Berkeley, Berkeley, CA 94720.
Bhattacharyya Shuvra Shikhar, “Compiling Dataflow Programs For Digital Signal Processing”, Jul. 1994, pp. 1-250, available from Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720.
XAPP290, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Tanaka et al., “High Speed String Edit Methods Using Hierarchical Files and Hashing Technique,” Nov. 14-17, 1988 Pattern Recognition: 9th International Conference, vol. 1, copyright 1998 IEEE, pp. 334-336.
Ravasi, Massimo et al., “High-Level Algorithmic Complexity Evaluation for System Design,” Journal of Systems Architecture, Feb. 2003, copyright 2003 Elsevier Science, B.V., available at www.computerscienceweb.com, pp. 403-427.
Navarro, Gonzalo, “Pattern Matching,” Department of Computer Science, University of Chile, Mar. 7, 2005, pp. 1-24, available from the internet at http;//www.ciw.cl/publicaciones/jstat04.pdf.
Gillelnad, Michael, “Levebshtein Distance in Three Flavors,” available from http://www.merriampark.com/id.htm, pp. 1-2.
Bhattacharyya, et al., “Ptolemy II, Heterogeneous Concurrent Modeling and Design in Java”, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Jul. 29, 2004, 282 pages, http://ptolemy.eecs.berkeley.edu.
U.S. Appl. No. 11/373,745, filed Mar. 10, 2006, Janneck et al., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/373,744, filed Mar. 10, 2006, Janneck et al., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/373,709, filed Mar. 10, 2006, Schumacher et al., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/243,732, filed Oct. 4, 2005, Vogenthaler, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/083,667, filed Mar. 18, 2005, Milne et al., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Janneck Jorn W.
Parlour David B.
Brush Robert M.
Chiang Jack
Doan Nghia M.
Xilinx , Inc.
LandOfFree
Method and apparatus for implementing a program language... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing a program language..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a program language... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112412