Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1997-03-31
2000-01-04
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711202, 711203, 711205, 711206, 711209, G06F 1210
Patent
active
060121327
ABSTRACT:
A method and apparatus for implementing a page table walker that uses a sliding field in the virtual addresses to identify entries in a page table. According to one aspect of the invention, an apparatus for use in a computer system is provided that includes a page size storage area and a page table walker. The page size storage area is used to store a number of page sizes selected for translating a number of virtual addresses. The page table walker includes a selection unit coupled to the page size storage area, as well as a page entry address generator coupled to the selection unit. For each virtual address received by the selection unit, the selection unit positions a field in that virtual address based on the page size selected for translating that virtual address. In response to receiving the bits in the field identified for each of the virtual addresses, the page entry address generator identifies an entry in a page table based on those bits.
REFERENCES:
patent: 4980816 (1990-12-01), Fukuzawa et al.
patent: 5058003 (1991-10-01), White et al.
patent: 5412787 (1995-05-01), Forsyth et al.
patent: 5446854 (1995-08-01), Khalidi et al.
patent: 5475827 (1995-12-01), Lee et al.
patent: 5479627 (1995-12-01), Khalidi et al.
patent: 5526504 (1996-06-01), Hsu et al.
patent: 5555387 (1996-09-01), Branstad et al.
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5752275 (1998-05-01), Hammond et al.
PCT International Search Report (6 pages), dated Jul. 30, 1998.
i750, i860 & i960, Processors and Related Products, Intel Corporation (1993) 7 Pages.
Shanley, et al., "ISA System Architecture, New Revised Edition", vol. 1, pp. 137-156 (1991 & 1993).
Kane, et al., "MIPS RISC Architecture", Prentice Hall, Englewood Cliffs, New Jersey, Ch 6, 57 Pages, Ch 4, 30 Pages (1992).
POWERPC 601, RISC Microprocessor User's Manual, Memory Management Unit, Ch 6, Motorola, 63 Pages, (1993).
Hammond Gary N.
Yamada Koichi
Chan Eddie P.
Intel Corporation
Nguyen Than V.
LandOfFree
Method and apparatus for implementing a page table walker that u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing a page table walker that u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a page table walker that u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081049