Method and apparatus for high-speed synchronous digital...

Data processing: measuring – calibrating – or testing – Testing system – Signal generation or waveform shaping

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C702S066000, C702S074000, C702S089000, C702S125000, C702S126000, C702S189000, C369S047350, C369S059210, C714S039000, C708S307000, C708S321000, C379S406150

Reexamination Certificate

active

06912474

ABSTRACT:
A method and apparatus for real-time derivation of precise digital clock edges and synchronous logic samples from a digital signal having a clock channel and at least one data channel acquires a plurality of temporally offset analog samples during each of a sequence of sample periods and from consecutive samples where there is a logic level transition estimates an edge time. From the edge times for the clock channel an offset is added and applied to the at least one data channel to determine the synchronous logic samples for the data channel at each offset clock edge time.

REFERENCES:
patent: 4168485 (1979-09-01), Payton et al.
patent: 4204433 (1980-05-01), Cribbs et al.
patent: 4271488 (1981-06-01), Saxe
patent: 4302843 (1981-11-01), Bauernfeind et al.
patent: 4349896 (1982-09-01), Hall, Jr.
patent: 4598398 (1986-07-01), Doggett
patent: 5521599 (1996-05-01), McCarroll et al.
patent: 5526286 (1996-06-01), Sauerwein et al.
patent: 5526301 (1996-06-01), Saxe
patent: 5854996 (1998-12-01), Overhage et al.
patent: 2004/0081256 (2004-04-01), Shi et al.
Jundi et al., ‘Sampled Data Analog Signal Processor’, 1990, IEEE Article, pp. 64-66.
Bosnjakovic et al., ‘Uniform Sampling of Periodic Signals Using Successive Conversions’, Feb. 1998, IEEE Article, vol. 47, No. 1, pp.: 56-60.
Cheever, ‘Convolution’, Swarthmore College, PA, Date of Publication: Unknown, pp. 1-10.
Meditch et al., ‘On the Real-Time Control of Time Varying Linear Systems’, Jul. 1962, IRE, pp. 3-10.
Lewis, ‘Optimizing the Stage Resolution in Pipelined, Mutistage, Analog-to-Digital Converters for Video-Rate Applications’, Aug. 1992, IEEE, pp. 516-523.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for high-speed synchronous digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for high-speed synchronous digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high-speed synchronous digital... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3495974

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.