Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-11-09
2003-06-17
Ray, Gopal C. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S007000, C710S029000, C710S036000, C710S107000
Reexamination Certificate
active
06581116
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a data processing system in general, and in particular to a method of transmitting packets. Still more particularly, the present invention relates to a method of transmitting command packets on a bus within a data processing system
2. Description of the Prior Art
Within a data processing system, various devices, such as a processor, a system memory, etc., are typically interconnected with each other via a group of wires known as a bus. In fact, the technique of using a bus to transmit data has been in common use since the early days of electronic computers. Two types of buses are typically utilized in a data processing system, namely, a data bus and an address bus. As their names imply, the data bus is utilized to transmit data, and the address bus is utilized to transmit addresses. There are many advantages in using a single interconnect such as a bus for interconnecting devices within a data processing system. For example, new devices can easily be added or even be ported between data processing systems that use a common bus.
According to the prior art, command packets are sent from a bus master to a bus slave of a bus in a serial manner. Specifically, the bus master initially sends a command packet to the bus slave, and the bus slave replies by sending a response back to the bus master after the command packet has been accepted. With this type of serial transmission arrangement, a bottle-neck can easily occur on a uni-directional bus. Thus, it is desirable to provide an improved method of transmitting command packets on a bus within a data processing system.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, a data processing system includes a bus connected between a bus master and a bus slave. The bus master consecutively issues multiple packets, such as command packets, to the bus slave on the bus. The packets include order sensitive packets and non-order sensitive packets. In response to a temporary inability of the bus slave to process a particular one of the order sensitive packets due to a lack of resources, the bus slave keeps retrying the particular order sensitive packet. When resources become available, the bus slave processes the retried order sensitive packets in order while allowing the retried non-order sensitive packets to be processed in any order.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4272815 (1981-06-01), Kadowaki et al.
patent: 4740889 (1988-04-01), Motersole et al.
patent: 5261063 (1993-11-01), Kohn et al.
patent: 5497498 (1996-03-01), Taylor
patent: 5689713 (1997-11-01), Normoyle et al.
patent: 6035348 (2000-03-01), Webber et al.
patent: 6360278 (2002-03-01), Lo
James L. Peterson, Abraham Silberschatz, Operating System Concepts, 1985, Addison Westley, 2nd edition, pp. 17-18.
Arimilli Ravi Kumar
Chung Vicente Enrique
Maule Warren Edward
Bracewell & Patterson L.L.P.
Emile Volel
International Business Machines - Corporation
King Justin
Ray Gopal C.
LandOfFree
Method and apparatus for high performance transmission of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high performance transmission of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high performance transmission of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3107348