Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-06-26
2000-05-30
Le, Dieu-Minh T.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 13, H02H 305, H03K 19003
Patent
active
060702516
ABSTRACT:
A method and apparatus for high availability and caching data storage devices. According to a preferred embodiment of the invention, there is provided an apparatus. The apparatus comprises a primary controller, a secondary controller having the same address as that of the primary controller, a switching circuit coupled to the primary and secondary controllers, and a control circuit coupled to the switching circuit. According to this preferred embodiment of the invention, in a normal operation, the control circuit sets the switching circuit so that the primary controller receives and responds to input data supplied from a host, and the secondary controller receives the input data. In a fail-over operation in which the primary controller fails, the control circuit sets the switching circuit so that the primary controller is disabled, and the secondary controller receives and responds to the input data supplied from the host. The fail-over is transparent to the host. The apparatus may further comprise a data storage device coupled to both the primary and secondary controllers. An alternative preferred embodiment of the invention is also provided.
REFERENCES:
patent: 5136498 (1992-08-01), McLaughlin et al.
patent: 5142470 (1992-08-01), Bristow et al.
patent: 5168443 (1992-12-01), McLaughlin et al.
patent: 5202822 (1993-04-01), McLaughlin et al.
patent: 5210756 (1993-05-01), Kummer et al.
patent: 5255388 (1993-10-01), McLaughlin et al.
patent: 5398331 (1995-03-01), Huang et al.
patent: 5574950 (1996-11-01), Hathorn et al.
patent: 5588110 (1996-12-01), DeKoning et al.
patent: 5592618 (1997-01-01), Micka et al.
patent: 5615329 (1997-03-01), Kern et al.
patent: 5651110 (1997-07-01), Powers et al.
patent: 5696895 (1997-12-01), Hemphil et al.
patent: 5712970 (1998-01-01), Arnott et al.
patent: 5720028 (1998-02-01), Matsumoto et al.
patent: 5724501 (1998-03-01), Dewey et al.
patent: 5734818 (1998-03-01), Kern et al.
patent: 5742792 (1998-04-01), Yanai et al.
patent: 5761705 (1998-06-01), Dekoning et al.
Robert W. Kembel, "In-Depth Fibre Channel Arbitrated Loop." published by Northwest Learning Associates for Solution Technology, 1996, ISBN 0-0931836-81-6, XP002055479, USA, twenty-four (24) pages.
Le Dieu-Minh T.
Sun Microsystems Inc.
LandOfFree
Method and apparatus for high availability and caching data stor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high availability and caching data stor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high availability and caching data stor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1919153