Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2008-01-18
2011-10-18
Lohn, Joshua A (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
08042002
ABSTRACT:
For some data processing systems, it is important to be able to handle overlapping debug events generated by a shared set of debug resources which are trying to cause both exception processing and debug mode entry. However, exception processing and debug mode entry generally have conflicting requirements. In one embodiment, exception priority processing is initially given to the software debug event. Normal state saving is performed and the first instruction of the debug exception handler is fetched, but not executed. Priority is then switched from the software debug event to the hardware debug event and a debug halted state is entered. Once processing of the hardware debug event has been completed, priority is returned to the software debug event and the debug exception handler is executed.
REFERENCES:
patent: 5257358 (1993-10-01), Cohen
patent: 5850562 (1998-12-01), Crump et al.
patent: 5889981 (1999-03-01), Betker et al.
patent: 6016555 (2000-01-01), Deao et al.
patent: 6035422 (2000-03-01), Hohl et al.
patent: 6321331 (2001-11-01), Roy et al.
patent: 6356960 (2002-03-01), Jones et al.
patent: 6389557 (2002-05-01), Yu et al.
patent: 6553513 (2003-04-01), Swoboda et al.
patent: 6591378 (2003-07-01), Arends et al.
patent: 6708270 (2004-03-01), Mayer
patent: 6862694 (2005-03-01), Tormey et al.
patent: 6877112 (2005-04-01), Iino et al.
patent: 7051197 (2006-05-01), Agarwala et al.
patent: 7249285 (2007-07-01), Brock et al.
patent: 7275148 (2007-09-01), Moyer et al.
patent: 7334161 (2008-02-01), Williams et al.
patent: 7444504 (2008-10-01), Agarwala et al.
patent: 2005/0188186 (2005-08-01), Wolczko et al.
patent: 0248888 (2002-06-01), None
IBM “Book E: Enhanced PowerPC‘™’ Architecture,” Version 0.99 Mar. 15, 2001.
Freescale Semiconductor, Inc. “e200z6 PowerPC‘™’ Core Reference Manual,” 2004.
IBM; “PPC440x5 CPU Core User;s Manual”; Jul. 15, 2003; Title Pg. Copyright Pg, pp. 3-13 (Table of Contents), pp. 188192, pp. 213-243; IBM; USA.
Zhenyu, Liu et al., “Implementation of precise exception in a 5-stage pipeline embedded processor”; Proceedings of 5th International Conference on ASIC; Oct. 21-24, 2003; pp. 447-451; IEEE.
PCT/US2008/072109; International Search Report and Written Opinion dated Mar. 5, 2009.
U.S. Appl. No. 11/750,739, Office Action—Rejection, dated Aug. 7, 2009.
U.S. Appl. No. 11/864,292, Office Action—Rejection, dated Mar. 3, 2010.
U.S. Appl. No. 11/864,292, Office Action—Final Rejection, dated Aug. 23, 2010.
Non-final Office Action dated Apr. 1, 2011 in U.S. Appl. No. 11/864,292.
Office action, non-final rejection, dated Apr. 1, 2011 in U.S. Appl. No. 11/864,292.
Office action, notice of allowance, dated Oct. 28, 2099 in U.S. Appl. No. 11/750,739.
Gumulja Jimmy
Moyer William C.
Scott Jeffrey W.
Freescale Semiconductor Inc.
Hill Daniel D.
Lohn Joshua A
LandOfFree
Method and apparatus for handling shared hardware and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for handling shared hardware and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling shared hardware and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4288091