Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
1999-09-30
2002-01-15
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S144000, C711S145000, C711S148000, C712S001000, C712S028000
Reexamination Certificate
active
06339812
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates in general to multi-processor computer system operation and more particularly to a method and apparatus for handling invalidation requests to processors not present in a computer system.
BACKGROUND OF THE INVENTION
A large computer system is conventionally implemented with a large number of processors accessed through node controllers at node locations. The node controllers include memory directories employing coarse directory protocols. Coarse directory protocols provide a technique that represent each processor in the computer system by saving space in the memory directory. Space is saved by grouping node controllers and associated processors that share information in memory. When it becomes necessary to invalidate all nodes with a shared copy of a cache line, invalidate commands are sent to all of the nodes within a group that includes the node that contains the shared copy of the memory. Typically, each node processes the invalidation command and sends an acknowledgment message back to the node that originated the invalidation command. Since full operation of the computer system does not continue until all expected acknowledgment messages are received, each node in a group must be present and operational for the computer system to work effectively. However, there may be situations where certain nodes of a group may not be present or may be in a failure state. Typical computer systems merely allowed the problem of sending invalidation messages to non-existent to occur or simply wasted directory space to handle the problem. Therefore, it is desirable to provide a technique to process invalidation commands for nodes that may not be currently present or operational in a computer system.
SUMMARY OF THE INVENTION
From the foregoing, it may be appreciated that a need has arisen for a technique to handle invalidation requests to processors that have been removed from or unavailable to computer system. In accordance with the present invention, a method and apparatus for handling invalidation requests to processors not present in a computer system are provided that substantially eliminate or reduce disadvantages and problems associated with conventional computer system operation.
According to an embodiment of the present invention, there is provided a method of handling invalidation requests to processors not present in a computer system that includes receiving an invalidation request and identities of processors affected by the invalidation request. A determination is made as to which processors are currently present in the computer system and which processors are currently not present in the computer system. Invalidation messages are generated and transferred to processors determined to be present in the computer system. Acknowledgment messages are returned from processors that received and processed their respective invalidation message. Acknowledgment messages are generated and returned for those processors determined to not be present in the computer system.
The present invention provides various technical advantages over conventional computer system operation. For example, one technical advantage is to avoid sending invalidation messages to non-existent processors in a computer system. Another technical advantage is to maintain effective operation of the computer system despite invalidation requests directed to non-existent processors. Yet another technical advantage is to filter out invalidation requests to non-existent processors and generate acknowledgment messages associated therewith. Still another technical advantage is to provide for the use of various coarse directory protocols in the computer system. Other technical advantages may be readily apparent to those skilled in the art from the following figures, description, and claims.
REFERENCES:
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5522058 (1996-05-01), Iwasa et al.
patent: 5802578 (1998-09-01), Lovett
patent: 5940860 (1999-08-01), Hagersten et al.
patent: 6092155 (2000-07-01), Olnowich
Censier, et al., “A New Solution to Coherence Problems in Multicache Systems,” XP 000611768,IEEE Transactions on Computers, vol. C-27, No. 12, Dec., 1978, 7 pages.
Minnich, et al., “Reducing Host Load, Network Load, and Latency in a Distributed Shared Memory,” XP 000166249,IEEE Computer Society Press, May-Jun., 1990, 9 pages.
Laudon, et al., “The SGI Origin: A ccNUMA Highly Scalable Server,” XP-000738161,Annual International Symposium on Computer Architecture, Jun. 2, 1997, 11 pages.
International Search Report in International Application No. PCT/US 00/25832, dated Mar. 20, 2001, 7 pages.
Dai et al., Reducing Cache Invalidation Overheads in Wormhole Routed DSMs Using Multidestination, 1996.*
Message Passing,Proceedings of the 1996 International Conference on Parallel Processing, vol. 1, pp. 138-145, IEEE.*
Hennessy et al., Cache-Coherent Distributed Shared Memory: Perspectives on its Development and Future, Mar. 1999.*
Challenges,Proceedings of the IEEE, vol. 87, No. 3, pp. 418-429.*
Williams et al., “Simulating the DASH Architecture in HASE,” Proceedings of Simulation 1996, IEEE, pp. 137-146, 1996.*
Lenoski et al., “The Stanford DASH Multiprocessor,”Computer, IEEE, vol. 25, iss. 3, pp. 92-103, Mar. 1992.
Deneroff Martin M.
Keen John S.
McCracken David E.
Thorson Gregory M.
Silicon Graphics Inc.
Treat William M.
LandOfFree
Method and apparatus for handling invalidation requests to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for handling invalidation requests to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling invalidation requests to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2836890