Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1998-08-26
2002-11-12
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06480985
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to circuit design tools. More particularly, the present invention relates to graphical representations of circuit designs described in terms of high-level description language code.
BACKGROUND OF THE INVENTION
High-level integrated circuit (IC) description languages such as VHDL and Verilog® are commonly used to design circuits. One embodiment of VHDL is described in greater detail in “IEEE Standard VHDL Language Reference Manual,” ANSI Std. 1076-1993, Published Jun. 6, 1994. One embodiment of Verilog® is described in greater detail in IEEE Standard 1364-1995. These high-level IC description languages allow a circuit designer to design and simulate circuits by using high-level code to describe the structure and/or behavior of the circuit being designed.
The high-level IC description language code is used to produce a netlist that describes an interconnection of circuit components that provide the desired functionality. The netlist can then be used to develop the layout and ultimately fabricate an integrated circuit IC having the functionality of the designed circuit. The netlist can also be used for emulation purposes.
The high-level IC description language code can be used to describe a standalone IC designs or a functional components of a larger IC design. Rather than redesigning circuits for use with new applications, existing circuit designs described in terms of high-level IC description language code can be modified. Modification of existing code can be advantageous, for example, when the existing circuit is used in a new environment or as a part of a larger IC design where inputs and/or outputs are slightly different than in the originally designed application. However, modification of code corresponding to an existing circuit design without the original circuit designer can be difficult because the code may not be well documented or may be extensive and confusing. Therefore, modification of existing circuit design code can be time consuming and difficult.
Circuit designers often communicate the structural and behavioral characteristics of circuit designs in terms of block diagrams, state diagrams and flow charts. These representations are more intuitive and are better suited to communicate the functionality of a circuit than high-level IC description language code. For at least this reason, high-level IC description language code is not effective for communicating circuit designs.
What is needed is a tool that helps decipher existing high-level IC description language code.
SUMMARY OF THE INVENTION
A method and apparatus for graphical representation of high-level IC description language code is described. The IC description language code describing an IC design is analyzed. Representation information corresponding to one or more of a block diagram of functional blocks of the IC design, a state diagram of a state machine, and a flow chart of an operational flow of the IC design is extracted from the high-level IC description language code. A graphical representation of the IC design based on the extracted representation information is generated.
REFERENCES:
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5774370 (1998-06-01), Giomi
patent: 6182268 (2001-01-01), McElvain
Hoskote et al “Automated Verification of Temporal Properties Specified as State Machine in VHDL,” IEEE, 1995, pp. 100-105.*
Kam et al “Comparing Layouts With HDL Models: A Formal Verification Technique,” IEEE, Apr. 4, 1995.*
Cheng et al “Compiling Verilog Into Timed Finite State Machines,” IEEE, 1995, pp. 32-39.*
Wu et al “A Synthesis Method for Mixed Synchronous/Asynchronous Behavior,” IEEE, 1994, pp. 277-281.*
“IEEE Standard VHDL Language Reference Manual,” ANSI Standard 1076-1993, Published Jun. 6, 1994.
“IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language,” IEEE Standard 1364-1995, Published Oct. 14, 1996.
Dane Mark W. P.
Gilford Michael E. J.
Najm Shahram
Reynolds Michael J.
Tredinnick Jacob L.
Mentor Graphics Corporation
Siek Vuthe
LandOfFree
Method and apparatus for graphically presenting an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for graphically presenting an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for graphically presenting an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2994349