Method and apparatus for generating parity bits in a forward...

Details Method and apparatus for generating parity bits in a forward... Method and apparatus for generating parity bits in a forward...

2006-01-10

2006-01-10

Dildine, R. Stephen (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

C714S767000, C714S752000, C714S782000

Reexamination Certificate

active

06986097

ABSTRACT:
A method and apparatus for performing parity bit generation. The apparatus of the present invention comprises a parity bit generator that multiplies words comprising message bits by a partial parity multiplication sub-matrix to generate intermediate parity values, and recursively adds (modulo-2) respective intermediate values together so that by the end of the recursive process, a final parity vector exists. This final parity vector can then be added to a message word to create a code word. By recursively using the partial parity multiplication sub-matrix in this way, the number of gates needed to perform parity bit generation is kept relatively small. Consequently the amount of power consumed by the parity bit generator during parity bit generation is relatively small. This is in contrast to typical parity bit generators, which multiply all of the message bits by a full parity multiplication matrix without recursion. The typical non-recursive process, which utilizes the complete parity multiplication matrix, requires a very large number of gates and a large area on an IC to implement the parity bit generator. Also, because of the large number of gates associated with parity bit generators that use the typical approach, those generators consume a large amount of power. The method and apparatus of the present invention are suitable for use with an encoder of a forward error correction (FEC) system.

REFERENCES:
patent: 5191584 (1993-03-01), Anderson
patent: 5959860 (1999-09-01), Styczinski
patent: RE36448 (1999-12-01), Brady
patent: 2002/0095642 (2002-07-01), Karim et al.

Affiliated with

Also associated with

Rating

Method and apparatus for generating parity bits in a forward... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating parity bits in a forward..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating parity bits in a forward... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3597894