Method and apparatus for generating memory addresses for testing

Details Method and apparatus for generating memory addresses for testing Method and apparatus for generating memory addresses for testing

1999-06-22

2000-08-15

Elms, Richard

Static information storage and retrieval

Addressing

Counting

36523001, G11C 800

Patent

active

061046698

ABSTRACT:
A counter internal to a memory device for generating memory addresses in physical or logical sequence in non-redundant or redundant memory space, counting up or down in increments of the user's choice. The counter may be advantageously used to generate memory addresses for functional testing of the memory cells within the memory device.

REFERENCES:
patent: 4827476 (1989-05-01), Garcia
patent: 5262998 (1993-11-01), Mnich et al.
patent: 5349562 (1994-09-01), Tanizaki
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5410687 (1995-04-01), Fujisaki et al.
patent: 5418920 (1995-05-01), Kuddes
patent: 5477491 (1995-12-01), Shirai
patent: 5550784 (1996-08-01), Takai
patent: 5560000 (1996-09-01), Vogley
patent: 5572722 (1996-11-01), Vogley
patent: 5583823 (1996-12-01), Park
patent: 5610874 (1997-03-01), Park et al.
patent: 5615358 (1997-03-01), Vogley
patent: 5715206 (1998-02-01), Lee et al.
patent: 5808958 (1998-09-01), Vogley et al.
patent: 5818772 (1998-10-01), Kuge
patent: 5926828 (1999-07-01), Khandekar

Affiliated with

Also associated with

Rating

Method and apparatus for generating memory addresses for testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating memory addresses for testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating memory addresses for testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2014674