Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1997-02-27
1999-11-16
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711100, 711154, G06F 100
Patent
active
059875763
ABSTRACT:
A memory controller and at least one memory module exchange data at high transfer rates by minimizing clock skew. When writing data to the memory module, the memory controller generates a clock signal that travels along a first clock line segment. The data bus carries the write data, and the electrical characteristics of the data bus and first clock line segment are matched such that incident wavefronts of the data bus and clock signal arrive at the memory module in fixed relation to one another. When reading data, the first clock line segment is looped back from the memory module to the memory controller along a second clock line segment, with a copy of the clock signal provided on the second clock line segment. The data bus carries the read data, and the electrical characteristics of the data bus and the first clock line segment are matched such that incident wavefronts of the data bus and clock signal arrive at the memory controller in fixed relationship to one another. The present invention provides a substantial increase in memory bandwidth with minimal design changes to prior art memory systems.
REFERENCES:
patent: 4658161 (1987-04-01), Spencer
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5323426 (1994-06-01), James et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5434817 (1995-07-01), Ware et al.
patent: 5442475 (1995-08-01), Bausman et al.
patent: 5444858 (1995-08-01), Wakerly
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5504752 (1996-04-01), Okazaki et al.
patent: 5511024 (1996-04-01), Ware et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5537498 (1996-07-01), Bausman et al.
patent: 5578940 (1996-11-01), Dillon et al.
patent: 5625805 (1997-04-01), Fenwick et al.
patent: 5692165 (1997-11-01), Jeddeloh et al.
patent: 5712882 (1998-01-01), Miller
patent: 5734685 (1998-03-01), Bedell et al.
Memory Latency Comparison, Sep. 6, 1996, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-8.
Rambus Memory: Multi-Gigabytes/Second & Minimum System Cost, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-4.
64-Megabit Rambus DRAM Product Summary, Nov. 29, 1995, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-11.
64-Megabit Rambus DRAM Technology Directions, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-24.
Rambus Memory: Enabling Technology For PC Graphics, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-16.
3D Graphics Memory Architecture Comparison, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-4.
Comparing RDRAM & SGRAM for 3D Applications, Oct. 29, 1996, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-16.
Subodh Toprani, Rambus & UMA: The Win/Lose Debare, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-2.
Subodh Toprani, Rambus Consumer Technology Powers the Nintendo 64, downloaded from website: www.rambus.com Feb. 25, 1997, pp. 1-2.
Fotland David A.
Johnson Leith L.
Cabeca John W.
Hewlett--Packard Company
Plettner David A.
Tzeng Fred F.
LandOfFree
Method and apparatus for generating and distributing clock signa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating and distributing clock signa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating and distributing clock signa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338409