Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-01-30
2007-01-30
Chace, Christian P. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S153000, C711S170000, C365S120000
Reexamination Certificate
active
10896167
ABSTRACT:
A method and apparatus provides a mask key that is used instead of mask data. In an embodiment of the present invention, a write mask key is generated by a memory controller and transferred to a memory device that uses the write mask key to determine whether to write a data value to a storage array. A plurality of decoders, an OR logic gate tree and a binary propagation tree is used to provide the write mask key that reduces latency while using the approximate same circuit area and allows for the use of standard software tools in an embodiment of the present invention. A plurality of log2decoders is coupled to a plurality of OR logic gates in the OR logic gate tree.
REFERENCES:
patent: 4543644 (1985-09-01), Kozima et al.
patent: 4745577 (1988-05-01), Ogawa et al.
patent: 5216633 (1993-06-01), Weon et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5715407 (1998-02-01), Barth et al.
patent: 5764963 (1998-06-01), Ware et al.
patent: 5765020 (1998-06-01), Barth et al.
patent: 5806070 (1998-09-01), Norman et al.
patent: 5872996 (1999-02-01), Barth et al.
patent: 5896545 (1999-04-01), Barth et al.
patent: 6122189 (2000-09-01), Batra
patent: 6128696 (2000-10-01), Farmwald et al.
patent: 6151239 (2000-11-01), Batra
patent: 6266737 (2001-07-01), Ware et al.
patent: 6304930 (2001-10-01), Yamauchi
patent: 6347354 (2002-02-01), Abhyankar et al.
patent: 6401167 (2002-06-01), Barth et al.
patent: 6578126 (2003-06-01), MacLellan et al.
patent: 6757789 (2004-06-01), Abhyankar et al.
patent: 2003/0159039 (2003-08-01), Gilbert et al.
patent: 2003/0179605 (2003-09-01), Riesenman et al.
patent: 2003/0182519 (2003-09-01), Riesenman et al.
patent: 2004/0093471 (2004-05-01), Riesenman et al.
patent: 0883066 (1998-09-01), None
patent: 0604309 (2006-03-01), None
patent: WO0215020 (2002-02-01), None
WARE, “16/18Mbit (2Mx8/9) & 64/72Mbit (8Mx8/9) Concurrent RDRAM”, Rambus Inc. Data Sheet, Jul. 1996.
8/9-Mbit (1M x 8/9) and 16/18-Mbit (2M x 8/9) RDRAM, Rambus Inc. Data Sheet, Mar. 1, 1996.
“Intel 430TX PCISET: 824395TX System Controller (MTXC)”, Intel Corporation, Feb. 1997.
“Intel 815 Chipset Family: 82815 Graphics and Memory Controller Hub (GMCH)”, Intel Datasheet, Jun. 2000.
“AMD-640 System Controller Data Sheet”, AMD, Jun. 1997.
“AMD-751 System Controller Data Sheet”, AMD, Mar. 2000.
“AMD-762 System Controller Data Sheet”, AMD, Dec. 2001.
“ASSP for Graphics Control Graphics Display Controller MB86290A”, Fujitsu Semiconductor Data Sheet, Fujitsu Limited, 2000.
“FCRAM I IP Core”, Lattice Semiconductor Corporation, 2004.
“Direct Rambus Technology Overview”, Rambus Inc., Oct. 1997.
Barth et al., “A Logical Overview of Direct Rambus Architecture”, Rambus Inc., Mar. 1998.
Ware, “Direct RAC Data Sheet”, Rambus Inc., Jul. 2000.
Ware, “Direct RDRAM 64/72-Mbit (256Kx16/18/x16d0”, Rambus Inc., Jun. 1998.
“Virtex Synthesizable 1.6 Gbytes/s DDR SDRAM Controller”, XILINX, XAPP200, Version 1.2, Oct. 12, 1999.
“Virtex Synthesizable High Performance SDRAM Controller”, XILINX, XAPP134, Version 2.1, Sep. 10, 1999.
European Search Report for UK Patent Application No. 0514229.4, Jul. 2, 2006.
Evans Marc
Perego Richard E.
Ware Frederick A.
Chace Christian P.
Rambus Inc.
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Method and apparatus for generating a write mask key does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a write mask key, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a write mask key will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781546