Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-10
2007-07-10
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10896190
ABSTRACT:
A system is provided to aid in laying out circuits on a semiconductor wafer, in which a wafer map is automatically generated when entering chip sizes, arrangements and other enterable factors, with a goal to maximize yield probability. The subject system accommodates different chip types and arrangements within a wafer map and addresses edge exclusion, utilization of chiplets and accommodation of different centering techniques, including a variety of ways of measuring offsets, while outputting a display of replicated circuits on the wafer as well as chip count and density, utilizing a portable, tailorable, extendable PC-based program featuring an easy-to-use graphical interface. The software application provides a user with different graphical views customized for different process areas, such as lithography and dicing, with the application being useful for any semiconductor manufacturing facility, foundry or similar industry that needs to generate wafer maps automatically to maximize yield probability.
REFERENCES:
patent: 5305222 (1994-04-01), Nakamura
patent: 5699260 (1997-12-01), Lucas et al.
patent: 6016391 (2000-01-01), Facchini et al.
patent: 6070004 (2000-05-01), Prein
patent: 6526547 (2003-02-01), Breiner et al.
patent: 6604233 (2003-08-01), Vickery et al.
patent: 6714885 (2004-03-01), Lee
Arnold Scott K.
McIntyre Thomas J.
BAE Systems Information and Electronic Systems Integration Inc.
Lin Sun James
Long Daniel J.
Tendler Robert K.
LandOfFree
Method and apparatus for generating a wafer map does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a wafer map, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a wafer map will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3806930