Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-06-25
2000-03-07
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714723, 714757, 714764, 714769, 714773, G06F 1108
Patent
active
060354364
ABSTRACT:
A method for handling different of types of data bit errors in a computer system. In one embodiment, the method comprises the step of storing a data line in a first storage location. The method also includes the step of retrieving the data line from the first storage location. Data bit errors in the data line are detected and the data line is marked as containing a data bit error and stored in a storage location if the data line is not to be used immediately by a requesting process; otherwise error handling is performed by halting the requesting process.
REFERENCES:
patent: 5321703 (1994-06-01), Weng
patent: 5410545 (1995-04-01), Porter et al.
patent: 5754567 (1998-05-01), Norman
patent: 5774482 (1998-06-01), Grewal
Schultz Len J.
Wu William S.
Cady Albert De
Greene Jason
Intel Corporation
LandOfFree
Method and apparatus for fault on use data error handling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for fault on use data error handling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fault on use data error handling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373437