Method and apparatus for faster block size calculations for...

Details Method and apparatus for faster block size calculations for... Method and apparatus for faster block size calculations for...

2005-01-25

2005-01-25

Anderson, Matthew D. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

Reexamination Certificate

active

06848036

ABSTRACT:
An interleaver for any modem or transmitter which transmits digital data. The interleaver eliminates the iterative divide step of a first prior art method to calculate the final depth of each block and the divide followed by a multiply step of a second prior art method. This is done by calculating the minimum depth, i.e., number of rows, for each 2-D block of data using a divide step and retaining the remainder. The remainder is used to determine how many blocks get an extra row when the burst length and width of each row precludes all blocks from having the same number of rows.

REFERENCES:
patent: 6065092 (2000-05-01), Roy

Affiliated with

Also associated with

Rating

Method and apparatus for faster block size calculations for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for faster block size calculations for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for faster block size calculations for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3392237