Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2006-12-15
2010-02-23
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C707S793000, C710S005000, C710S020000, C710S021000, C711S147000
Reexamination Certificate
active
07669040
ABSTRACT:
A system that executes a long transaction in a system with limited transactional hardware resources. During operation, the system executes the long transaction in a non transactional mode, which does not use transactional hardware resources. The system defers stores generated during the long transaction so that the stores are not committed to the architectural state of a processor until the transaction is successfully completed. If the long transaction successfully completes, the system commits the long transaction, which involves performing multiple hardware transactions to commit the deferred stores to the architectural state of the processor.
REFERENCES:
patent: 7421544 (2008-09-01), Wright et al.
patent: 2004/0034673 (2004-02-01), Moir et al.
patent: 2007/0260942 (2007-11-01), Rajwar et al.
patent: 2008/0065864 (2008-03-01), Akkary et al.
patent: 2008/0082804 (2008-04-01), Nightingale et al.
Carlstrom et al., “The Atomos Transactional Programming Language”, ACM/SIGPLAN Conference on Programming Language Design and Implementation, Jun. 10-16, 2006, pp. 1-13.
Carlstrom et al., “Executing Java Programs with Transactional Memory”, Science of Computer Programming, Elsevier, www.sciencedirect.com, Available online Aug. 4, 2006, pp. 111-129.
Saha et al., “Architectural Support for Software Transactional Memory”, Proceedings of the 39th Annual International Symposium on Microarchitecture, ACM, Dec. 9-13, 2006, pp. 185-196.
Kumar et al., “Hybrid Transactional Memory”, Proceedings of the 11th ACM/SIGPLAN Symposium on Principles of Parallel Programming, Mar. 29-31, 2006, pp. 209-220.
Rajwar et al., “Virtualizing Transactional Memory”, Proceedings of the 32nd Annual International Symposium on Computer Architecture, ACM, Jun. 4-8, 2005, pp. 494-505.
Park Vaughan & Fleming LLP
Sun Microsystems Inc.
Treat William M
LandOfFree
Method and apparatus for executing a long transaction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for executing a long transaction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for executing a long transaction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4188680