Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2000-02-29
2003-12-23
Butler, Dennis M. (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C375S227000
Reexamination Certificate
active
06668333
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to circuit analysis, and more particularly to evaluating the effect of interference noise generated by switching elements at points of interest in a circuit comprised of both digital and analog components.
BACKGROUND OF THE INVENTION
Increasing numbers of circuit components are built on the same silicon substrate. Inevitably, some of the circuit components include sensitive analog and RF circuits, the performance which can be significantly degraded by the presence of interference signals. In a circuit comprised of both digital and analog components implemented on the same silicon substrate, the switching of the digital gates constitutes a significant source of interference noise, which propagate through, for example, the power supply grid, the silicon substratum signal wires and package pins.
Most of conventional analysis tools use traces from logic simulation to model the switching activity of digital gates. For example, a conventional method uses an inverter chain to model the digital switching activity. The digital signals are converted to time domain, and transient simulation is used to obtain the time-domain interference signal at points of interest. Another conventional approach has been to use logic simulation together with cell-library characterization. The individual contributions are combined at the output node into a long time-domain waveform. The corresponding power spectrum is estimated from this long time-domain waveform using standard techniques.
The conventional methods suffer from significant drawbacks. First, important features of the power spectrum are lost when spectral estimation is performed on time-domain sequences. Another disadvantage is the difficulty of incorporating nontrivial effects from the substrate and the power-ground grid. The substrate is assumed to be purely resistive, and the parasitics of the on-chip digital power-ground grid are usually ignored.
SUMMARY
We have developed in accordance with the principles of the invention a method and apparatus for analyzing noise generated by switching elements in a circuit comprised of digital and analog components, wherein each switching element is associated with a random and discrete sequence of switching events having a plurality of possible values. Each one of the random and discrete sequences is modulated at each switching event with a set of continuous signals that represents the actual current injected by the corresponding switching element into the circuit. A spectral power density of the signals resulting from the modulation is transferred through a linear system that models the ensemble of power and ground wires, the substrate, the IC package, and the circuit board. The output of the linear system comprises the spectral power density of the interference signals at the points of interest.
REFERENCES:
patent: 5510698 (1996-04-01), Stankovic et al.
patent: 5596570 (1997-01-01), Soliman
patent: 6138267 (2000-10-01), Murai
patent: 6237126 (2001-05-01), Bonitz
patent: 6259389 (2001-07-01), McGrath
patent: 6279142 (2001-08-01), Bowen et al.
patent: 6438733 (2002-08-01), Clement
Demir Alper
Feldman Peter
Agere Systems Inc.
Butler Dennis M.
Zimmerman Jean-Marc
LandOfFree
Method and apparatus for evaluating effects of switching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for evaluating effects of switching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for evaluating effects of switching... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3165105