Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-21
2007-08-21
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S002000, C703S005000, C703S014000
Reexamination Certificate
active
10935765
ABSTRACT:
One embodiment of the present invention provides a system for estimating parasitic capacitance for an integrated circuit. During operation, the system reads a technology file, which describes the composition of a vertical cross-section of the integrated circuit. Next, the system reads a design file, which specifies the layout of the integrated circuit. The system then identifies a set of dielectric configurations based on information contained in the technology file. It then computes Green's function for each of these configurations. Next, the system estimates a parasitic capacitance using information contained in the design file and using the set of Green's functions.
REFERENCES:
patent: 4599722 (1986-07-01), Mortimer
patent: 4997786 (1991-03-01), Kubota et al.
patent: 6285957 (2001-09-01), Tanaka et al.
patent: 6330704 (2001-12-01), Ljung et al.
patent: 6353801 (2002-03-01), Sercu et al.
patent: 6606586 (2003-08-01), Ishikawa
patent: 6895344 (2005-05-01), Ramaswamy
patent: 6895372 (2005-05-01), Knebel et al.
patent: 7149666 (2006-12-01), Tsang et al.
patent: 2002/0002683 (2002-01-01), Benson et al.
patent: 2002/0040466 (2002-04-01), Khazei
patent: 2002/0142149 (2002-10-01), Nakashima et al.
patent: 2004/0268287 (2004-12-01), Toh
patent: 2005/0120316 (2005-06-01), Suaya et al.
patent: 2005/0198599 (2005-09-01), Sercu et al.
Batterywala Shabbir H.
Desai Madhav
Shenoy Narendra
Chiang Jack
Park Vaughan & Fleming LLP
Rossoshek Helen
Synopsys Inc.
LandOfFree
Method and apparatus for estimating parasitic capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for estimating parasitic capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for estimating parasitic capacitance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3831114