Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2002-11-26
2004-07-06
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S158000, C365S189070, C365S207000
Reexamination Certificate
active
06760268
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to integrated circuit memories, and more particularly to establishing a reference voltage in a memory.
BACKGROUND OF THE INVENTION
Many memory types, such as EPROM (electrically programmable read only memory), flash, MRAM (magnetoresistive random access memory), and one-transistor DRAM (dynamic random access memory) are single-ended. That is, each memory cell is sensed using a single bit line. This is unlike an SRAM (static random access memory), where each memory cell is connected to a bit line pair. To allow differential sensing in memory types that traditionally use single-ended sensing, a reference voltage or current may be established with which to compare the state stored in a selected memory cell. The reference voltage or current is generally about half-way between a logic high voltage and a logic low voltage of the memory cell.
Several techniques have been used in the past to generate the reference voltage for memories using voltage sensing. One technique used to generate the reference voltage depends on the use of “dummy cells”. A dummy cell is manufactured using the same process technology as the normal cells of a memory array in order to model the behavior of the normal cells as closely as possible. However, the dummy cell will be physically smaller to generate a reference voltage that is between a logic high voltage and a logic low voltage for the cell. The problem with this technique is that reducing geometries of the cells produces process problems in keeping the current ratio of the dummy cell relative to the normal cell constant.
Another technique for producing the reference voltage is to connect normal sized dummy cells in series or parallel combinations. One of the cells will be programmed to read a “zero” state and the other programmed to read a “one” logic state to produce the required reference voltage. However, this technique may create errors due to the non-linearity of the cell resistance with voltage.
Yet another technique involves the use of current mirrors to establish the reference voltage. However, current mirrors sometimes do not produce the desired current with an acceptable degree of accuracy.
Therefore, there is a need for a circuit that can generate a more accurate reference voltage in a memory cell that uses single-ended sensing.
REFERENCES:
patent: 4961166 (1990-10-01), Sato et al.
patent: 5325337 (1994-06-01), Buttar
patent: 6097623 (2000-08-01), Sakata
patent: 6147896 (2000-11-01), Kim et al.
patent: 6381187 (2002-04-01), Lee
patent: 6525979 (2003-02-01), Kato
patent: 6567330 (2003-05-01), Fujita et al.
patent: 2002/0141232 (2002-10-01), Saito
Hill Daniel D.
King Robert I.
Nguyen Tan T.
LandOfFree
Method and apparatus for establishing a reference voltage in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for establishing a reference voltage in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for establishing a reference voltage in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3188947