Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1998-06-08
2000-12-26
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 8, 716 10, 716 6, 717 10, 703 23, G06F 1750
Patent
active
06167561&
ABSTRACT:
A method and apparatus providing a graphical user interface (GUI) that automatically determines timing groups and path groups for a circuit representation. In a first GUI display level, the GUI displays each path group in the circuit and allows the user to change the timing constraints for each path group. In addition, the GUI indicates whether each timing group is activated by a rising or falling clock signal. In addition, the user can define subpaths of a path group. After timing analysis software has analyzed the circuit, by clicking on a timing group in the first GUI display level, the user can view a second GUI display level, which shows details of the paths in the indicated timing group. By clicking on a path in the second GUI display level, the user can view a third GUI display level, which shows a list of each of the elements in the indicated path.
REFERENCES:
patent: 5513356 (1996-04-01), Takahashi et al.
patent: 5604888 (1997-02-01), Kiani-Shabestari et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5881131 (1999-03-01), Farris et al.
patent: 5910899 (1999-06-01), Barrientos
patent: 5937190 (1999-08-01), Gregory et al.
patent: 6058252 (2000-05-01), Noll et al.
Article by Steven E. Schulz entitled "Timing Verification Algorithms for Digital Designs," Design Automation, Mar. 1991, pp. 20-27.
Manual Pages, Group-Path Command Design Compiler, Version 1998.02, Publication Date: Unknown.
Manual Pages, Report-Timing Command Design Compiler, Version 1998.02, Publication Date: Unknown.
Chen Benjamin
Macliesh Peter
Wang Albert
Lintz Paul R.
Speight Jibreel
Synopsis, Inc.
LandOfFree
Method and apparatus for entry of timing constraints does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for entry of timing constraints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for entry of timing constraints will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1007130