Method and apparatus for enhanced booting and DC conditions

Details Method and apparatus for enhanced booting and DC conditions Method and apparatus for enhanced booting and DC conditions

1995-06-23

1996-11-12

Westin, Edward P.

Electronic digital logic circuitry

Interface

Current driving

326 92, H03K 190175, H03K 19082

Patent

active

055743900

ABSTRACT:
A voltage elevation circuit supplying additional voltage for gate switching having an elevated power supply connected to a first node of a capacitor using a transistor. The elevated power supply and booting circuit providing additional voltage for gate switching applications. One application is a MOSFET output driver application having a 3 Volt power supply where noise margin demands elevated switching voltages. One configuration using a long channel transistor to limit current sourced by the elevated power supply. An alternate configuration using a switched elevated power supply to minimize loading on the elevated power supply.

REFERENCES:
patent: 5128563 (1992-07-01), Hush et al.
patent: 5268600 (1993-12-01), Yeu
patent: 5329186 (1994-07-01), Hush et al.
patent: 5349247 (1994-09-01), Hush et al.
patent: 5369320 (1994-11-01), Satani et al.

Affiliated with

Also associated with

Rating

Method and apparatus for enhanced booting and DC conditions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for enhanced booting and DC conditions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enhanced booting and DC conditions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-565357