Method and apparatus for encoding and decoding data

Details Method and apparatus for encoding and decoding data Method and apparatus for encoding and decoding data

2007-01-16

2007-01-16

Baker, Stephen M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S774000

Reexamination Certificate

active

10874611

ABSTRACT:
A method for interlacing columns of different weights is proposed for a parity-check matrix H that results in good performing LDPC codes shortened or unshortened. Matrix H comprises a section H1and a section H2, and wherein H1has a plurality of different column weights and comprises a plurality of sub-matrices where columns of at least one weight are substantially interlaced between the sub-matrices.

REFERENCES:
patent: 3697949 (1972-10-01), Carter et al.
patent: 2004/0098659 (2004-05-01), Bjerke et al.
patent: 2004/0199860 (2004-10-01), Kim et al.
patent: 2004/0221223 (2004-11-01), Yu et al.
patent: 2004/0255222 (2004-12-01), Kim et al.
patent: 2005/0091570 (2005-04-01), Eroz et al.
patent: 2005/0154958 (2005-07-01), Xia et al.
patent: 2005/0246616 (2005-11-01), Choi et al.
patent: 2005/0258987 (2005-11-01), Richardson
patent: 2005/0278604 (2005-12-01), Yokokawa et al.
Rao et al, Error-Control Coding for Computer Systems, Prentice-Hall, 1989, pp. 140, 194, 228.

Affiliated with

Also associated with

Rating

Method and apparatus for encoding and decoding data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for encoding and decoding data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for encoding and decoding data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3805633