Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2005-12-13
2005-12-13
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S300000, C711S135000
Reexamination Certificate
active
06976181
ABSTRACT:
In accordance with an embodiment of the present invention, a triggering event is initiated to place a processor in a low power state. The processor may or may not flush a cache upon entering the low power state depending on a power status signal. The power status signal may indicate the relative priority of power reduction associated with placing the processor in the low power state without first flushing the cache versus an increase in soft error rate in the cache associated with reducing the voltage in the low power state.
REFERENCES:
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5481731 (1996-01-01), Conary et al.
patent: 5511203 (1996-04-01), Wisor et al.
patent: 5530932 (1996-06-01), Carmean et al.
patent: 5581500 (1996-12-01), D'Souza
patent: 5656946 (1997-08-01), Sim
patent: 5712589 (1998-01-01), Afek et al.
patent: 5761715 (1998-06-01), Takahashi
patent: 5784628 (1998-07-01), Reneris
patent: 5801585 (1998-09-01), Roohparvar
patent: 5970007 (1999-10-01), Shiratake
patent: 6031782 (2000-02-01), Kobashi et al.
patent: 6069519 (2000-05-01), Song
patent: 6163044 (2000-12-01), Manning
patent: 6333571 (2001-12-01), Teraoka et al.
patent: 6333874 (2001-12-01), Yamauchi
patent: 6347379 (2002-09-01), Dai et al.
patent: 6552601 (2003-04-01), Burr
patent: 6704880 (2004-03-01), Dai et al.
patent: 11-353230 (1999-12-01), None
patent: 411353230 (1999-12-01), None
PCT Written Opinion for PCT International Application No. US02/40706, mailed Dec. 6, 2004, 3 pages.
International Search Report for International Application No. PCT/USO02/40706, Attorney Docket No. P9738PCT, Aug. 8, 2004, 6 pages.
International Preliminary Examination Report for International Application No. PCT/US02/40706, Attorney Docket No. P9738PCT, Feb. 25, 2005, 6 pages.
Bellaouar, A. et al.,Supply Voltage Scaling for Temperature Insensitive CMOS Circuit Operation,IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, No. 3, Mar. 1998, pp. 415-417.
Dancy, Abram et al.,Techniques for Aggressive Supply Voltage Scaling and Efficient Regulation,IEEE 1997 Custom Integrated Circuits Conferences, May 5-8 1997, pp. 579-586.
Gonzalez, Ricardo et al.,Supply and Thresold Voltage Scaling for Low Power CMOS,IEEE Journal of Solid-State Circuits, vol. 32, No. 8, Aug. 1997, pp. 1210-1216.
Final Office Action for U.S. Appl. No. 09/161,076, Aug. 24, 2001, 10 pages.
Non-Final Office Action for U.S. Appl. No. 09/161,076, Apr. 23, 2001, 10 pages.
Non-Final Office Action for U.S. Appl. No. 09/161,076, Feb. 11, 2000, 14 pages.
Non-Final Office Action for U.S. Appl. No. 09/978,644, Jan. 30, 2003, 6 pages.
Corrected Notice of Allowance for U.S. Appl. No. 09/978,644, Dec. 11, 2003, 11 pages.
IBM Corporation,Leakage Current Reduction/Minimization through Substrate and/or Well Bias Control Coupled with Clock Power Management,IBM Technical Disclosure Bulletin, vol. 41, No. 1, Jan. 1998, pp. 547-549.
Cline Leslie E.
Dai Xia
Horigan John W.
Mittal Millind
Browne Lynne H.
Faatz Cynthia T.
Intel Corporation
Stoynov Stefan
LandOfFree
Method and apparatus for enabling a low power mode for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for enabling a low power mode for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enabling a low power mode for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3502352