Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2005-08-23
2005-08-23
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S503000, C375S376000
Reexamination Certificate
active
06934869
ABSTRACT:
A method and apparatus for eliminating dead zone in a phase locked loop with binary quantized detectors are described. Dead zone can be eliminated by changing the threshold used to quantize the cross point sample. A quantized cross point sample is integrated in order to set a new threshold. The integration may be performed during data transitions to eliminate threshold drift during long sequences where no transitions occur.
REFERENCES:
patent: 4019153 (1977-04-01), Cox et al.
patent: 4827225 (1989-05-01), Lee
patent: 4853642 (1989-08-01), Otani et al.
patent: 5012494 (1991-04-01), Lai et al.
patent: 5473639 (1995-12-01), Lee et al.
patent: 5940609 (1999-08-01), Harrison
patent: 6347128 (2002-02-01), Ransijn
patent: 6362670 (2002-03-01), Beaulieu
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6526112 (2003-02-01), Lai
patent: 6741668 (2004-05-01), Nakamura
patent: 60-62706 (1985-04-01), None
Bhoja Sudeep
Cole Chris R.
Wang John S.
Big Bear Networks, Inc.
Cao Chun
LandOfFree
Method and apparatus for eliminating dead zone in phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for eliminating dead zone in phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for eliminating dead zone in phase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497113