Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2008-04-18
2010-10-19
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S214000
Reexamination Certificate
active
07818547
ABSTRACT:
Embodiments of an apparatus, system and method enhance the efficiency of processor resource utilization during instruction prefetching via one or more speculative threads. Renamer logic and a map table are utilized to perform filtering of instructions in a speculative thread instruction stream. The map table includes a yes-a-thing bit to indicate whether the associated physical register's content reflects the value that would be computed by the main thread. A thread progress beacon table is utilized to track relative progress of a main thread and a speculative helper thread. Based upon information in the thread progress beacon table, the main thread may effect termination of a helper thread that is not likely to provide a performance benefit for the main thread.
REFERENCES:
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5828886 (1998-10-01), Hayashi
patent: 5961636 (1999-10-01), Brooks et al.
patent: 6289343 (2001-09-01), Freund et al.
patent: 6336160 (2002-01-01), Eickemeyer et al.
patent: 6405305 (2002-06-01), Meier et al.
patent: 6516405 (2003-02-01), Jourdan et al.
patent: 6694346 (2004-02-01), Aman et al.
patent: 7404067 (2008-07-01), Aamodt et al.
patent: 2003/0056088 (2003-03-01), Heishi et al.
patent: 2003/0204778 (2003-10-01), Wilding et al.
Non-Final Office Action for U.S. Appl. No. 10/658,072, Mailed Mar. 8, 2006, 11 pages.
Non-Final Office Action for U.S. Appl. No. 10/658,072, Mailed Jun. 8, 2007, 10 pages.
Tor M. Aamodt, Modeling and Optimization of Speculative Threads, 2006, 158 pages, Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada.
Tor M. Aamodt et al., Hardware Support for Prescient Instruction Prefetch, In proceedings of the 10th IEEE International Symposium on High Performance Computer Architecture (HPCA-10), Feb. 14-18, 2004, 12 pages, Madrid, Spain.
Aamodt Tor M.
Hammarlund Per
Liao Steve Shih-wei
Shen John P.
Wang Hong
Blakely , Sokoloff, Taylor & Zafman LLP
Coleman Eric
Intel Corporation
LandOfFree
Method and apparatus for efficient resource utilization for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for efficient resource utilization for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for efficient resource utilization for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4197895