Method and apparatus for early write termination in a...

Details Method and apparatus for early write termination in a... Method and apparatus for early write termination in a...

2006-04-28

2008-08-19

Lam, David (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S194000, C365S195000, C365S233100, C365S189011

Reexamination Certificate

active

07414899

ABSTRACT:
A synchronous DRAM (SDRAM) terminates a write operation in response to detecting deactivation of a data strobe signal applied to it during the write operation. In one example, the SDRAM comprises a buffer circuit and an early write termination circuit. The buffer circuit is configured to sample input data responsive to a data strobe signal applied to the SDRAM during a write operation and direct the input data to one or more memory cells of the SDRAM for storing the input data. The early write termination circuit is configured to terminate the write operation at less than a programmed burst length by disabling access to one or more of the memory cells after storage of the sampled input data responsive to detecting deactivation of the data strobe signal.

REFERENCES:
patent: 6310823 (2001-10-01), Nam
patent: 6466221 (2002-10-01), Satoh et al.
patent: 7054221 (2006-05-01), Shim
patent: 7143258 (2006-11-01), Bae

Affiliated with

Also associated with

Rating

Method and apparatus for early write termination in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for early write termination in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for early write termination in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4012191