Electrical computers and digital data processing systems: input/ – Access arbitrating
Reexamination Certificate
2010-04-13
2011-10-18
Zaman, Faisal M (Department: 2111)
Electrical computers and digital data processing systems: input/
Access arbitrating
C710S041000, C710S107000, C710S116000, C710S241000, C710S244000
Reexamination Certificate
active
08041870
ABSTRACT:
An arbiter in a communication system including a plurality of request shapers in communication with a plurality of requestors. Each request shaper is configured to receive a request for access to a resource of the communication system, initially assign a priority level to the request upon receipt of the request, increase an age of the request, after increasing the age of the request, compare the age of the request to a delta period value associated with the respective requestor, and repeatedly increase the priority level of the request based on the comparison. Each of the plurality of requestors has a corresponding delta period value that is different from that of other ones of the plurality of requestors. An arbiter core is configured to grant one of the plurality of requestors access to the resource based on the priority level of each request and the age of each request.
REFERENCES:
patent: 4672536 (1987-06-01), Giroir et al.
patent: 4901234 (1990-02-01), Heath et al.
patent: 5241632 (1993-08-01), O'Connell et al.
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5528767 (1996-06-01), Chen
patent: 5546545 (1996-08-01), Rich
patent: 5778200 (1998-07-01), Gulick
patent: 5787482 (1998-07-01), Chen et al.
patent: 5809278 (1998-09-01), Watanabe et al.
patent: 5896380 (1999-04-01), Brown et al.
patent: 5909686 (1999-06-01), Muller et al.
patent: 5938736 (1999-08-01), Muller et al.
patent: 5944792 (1999-08-01), Yamato et al.
patent: 5958036 (1999-09-01), Burns et al.
patent: 6044061 (2000-03-01), Aybay et al.
patent: 6078338 (2000-06-01), Horan et al.
patent: 6088751 (2000-07-01), Jaramillo
patent: 6092137 (2000-07-01), Huang et al.
patent: 6141344 (2000-10-01), DeLong
patent: 6160812 (2000-12-01), Bauman et al.
patent: 6295553 (2001-09-01), Gilbertson et al.
patent: 6330647 (2001-12-01), Jeddeloh et al.
patent: 6343351 (2002-01-01), Lackman et al.
patent: 6363452 (2002-03-01), Lach
patent: 6363466 (2002-03-01), Anand
patent: 6424659 (2002-07-01), Viswanadham et al.
patent: 6430194 (2002-08-01), Ilyadis et al.
patent: 6442648 (2002-08-01), Genduso et al.
patent: 6578112 (2003-06-01), Ono
patent: 6606692 (2003-08-01), Hill et al.
patent: 6647449 (2003-11-01), Watts
patent: 6674720 (2004-01-01), Passint et al.
patent: 6738836 (2004-05-01), Kessler et al.
patent: 6763418 (2004-07-01), Chou et al.
patent: 6772256 (2004-08-01), Regev et al.
patent: 6802064 (2004-10-01), Yao et al.
patent: 6810455 (2004-10-01), Wyland
patent: 6842423 (2005-01-01), Erimli et al.
patent: 6898187 (2005-05-01), Perlman et al.
patent: 6915396 (2005-07-01), Wiens et al.
patent: 6956854 (2005-10-01), Ganesh et al.
patent: 7062582 (2006-06-01), Chowdhuri
patent: 7107386 (2006-09-01), Purcell et al.
patent: 7139267 (2006-11-01), Lu et al.
patent: 7239633 (2007-07-01), Chiou
patent: 7363406 (2008-04-01), Chai et al.
patent: 7417637 (2008-08-01), Donham et al.
patent: 7461190 (2008-12-01), Subramanian et al.
patent: 7698486 (2010-04-01), Chowdhuri
patent: 2002/0023186 (2002-02-01), Kim
patent: 2002/0133654 (2002-09-01), Yamamoto
patent: 2003/0033461 (2003-02-01), Malik et al.
patent: 2004/0210695 (2004-10-01), Weber et al.
patent: 340347 (1989-11-01), None
patent: 1182550 (2002-02-01), None
patent: 1 187 029 (2002-03-01), None
patent: 01265340 (1989-10-01), None
patent: 01279354 (1989-11-01), None
patent: 04246744 (1991-02-01), None
patent: 03053338 (1991-03-01), None
patent: 04035540 (1992-02-01), None
patent: 05053980 (1993-03-01), None
patent: WO 9629838 (1996-09-01), None
Ramasubramanian, N.; Krishnan, P.; Kamakoti, V.; , “Studies on the Performance of Two New Bus Arbitration Schemes for MultiCore Processors,” Advance Computing Conference, 2009. IACC 2009. IEEE International , pp. 1192-1196, Mar. 6-7, 2009.
Galles, M.; , “Spider: a high-speed network interconnect,” Micro, IEEE , vol. 17, No. 1, pp. 34-39, Jan./Feb. 1997.
Ilitzky, D.A.; Hoffman, J.D.; Chun, A.; Esparza, B.P.; , “Architecture of the Scalable Communications Core's Network on Chip,” Micro, IEEE , vol. 27, No. 5, pp. 62-74, Sep.-Oct. 2007.
Das, R.; Mutlu, O.; Moscibroda, T.; Das, C.; , “Aergia: A Network-on-Chip Exploiting Packet Latency Slack,” Micro, IEEE , vol. 31, No. 1, pp. 29-41, Jan.-Feb. 2011.
Chen et al., “A Priority Assignment Strategy of Processing Elements Over an On-Chip Bus”, Mar. 2007, ACM, Proceedings of the 2007 ACM Symposium on Applied Computing, pp. 1176-1180.
Kanodia et al., “Distributed Priority Scheduling and Medium Access in Ad Hoc Networks”, Sep. 2002, Kluwer Academic Publishers, vol. 3, Issue 5, pp. 455-466.
Meyerowitz et al., “A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies”, Jun. 2003, ACM, Proceedings of the 40th Annual Design Automation Conference, pp. 312-317.
Shin et al., “Round-Robin Arbiter Design and Generation”, Oct. 2002, ACM, Proceedings of the 15th International Symposium of System Synthesis, pp. 243-248.
Marvell International Ltd.
Zaman Faisal M
LandOfFree
Method and apparatus for dynamically granting access of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for dynamically granting access of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamically granting access of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4287073